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Abstract
Real world wireless sensor network applications impose a wide range of constraints on the system 
platforms, such as size, cost, power consumption, performance and flexibility. Therefore, sensor 
network platforms tend to be application specific rather than general purpose. However, most aca­
demic research today still uses general CPU-based embedded systems as sensor network platforms. 
Although CPU-based sensor nodes are flexible and convenient for developing sensor network appli­
cations, they are inefficient in handling event-driven tasks and consequently consume more energy. 
Custom hardware, on the other hand, is more efficient in handling event-driven tasks, but less flex­
ible than CPU-based platforms. In this thesis, a hardware-based sensor network node is presented 
as an alternative sensor network application platform capable of leveraging the event-driven nature 
of sensor network applications. The implementation is based on Zigbee standard and is targeted for 
the Xilinx Spartan3 FPGA. The FPGA implementation provides the flexibility of exploring design 
space while keeping the performance of application specific hardware. Significant improvements arc 
achieved by avoiding the overhead of operating system and interrupt handling. Compared to tradi­
tional CPU-based sensor nodes, the hardware-based system has 3~11 times reduction in cycle count
to  ex ecu te  frequen tly  used  sensor n e tw ork  tasks.
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Chapter 1
Introduction
1.1 W ire less Sensor N etw orks
A wireless sensor network (WSN) consists of spatially distributed autonomous sensor nodes that 
communicate by wireless. These nodes collect data about physical or environmental conditions, 
such as temperature, sound, vibration, pressure, motion or pollutants, and process the data and 
relay it to  the end user. Wireless sensor networks intend to provide information that is precisely 
localized in time and/or space according to the user’s needs or demands. Therefore, it enables a lot 
of applications from military target tracking, environmental monitoring, industrial control to home 
automation and health-care industries. These applications are expected to change the way we live, 
work and interact with the physical world [2] [3].
Wireless sensor networks have many advantages over traditional centralized sensing systems. 
They provide more localized and accurate information about monitoring targets since sensor devices 
are usually deployed in large scale. Wireless system is also easier to deploy and more scalable 
than wired system. The biggest advantages of wireless sensor network, however, arc perhaps its
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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reliability and robustness which conic from mesh network technology [4]. In a mesh network, sensor 
nodes need to reach only nearby nodes. Therefore, the transmission power and interference in radio 
signal arc low. Consequently, link quality and reliability is increased. A mesh network offers robust 
communications among sensor nodes through its self configuring and self healing capabilities. A 
sensor node in a mesh network can directly connect to the nodes within its communication range and 
to all other nodes via multiple hop paths. The communication paths in mesh network are redundant. 
When there are broken or blocked paths, mesh networking allows for the reconfiguration. Therefore, 
communication is more robust in handling individual node or link failures.
There are some unique characteristics of a wireless sensor network [5] [6] [7]:
• Small node size: The size of sensor nodes in real world applications tends to be small to 
minimize the cost of sensor deployment.
• Limited power: Wireless sensor network nodes have very tight energy constraints. Most appli­
cations require sensor nodes to maintain operating condition for months or years on battery 
power.
•  Large scale of deployment: Large scale of deployment increases the observation accuracy and 
reduces the communication distance between nodes. This also improves communication quality 
and increases energy efficiency. Large number of sensor nodes is also a prime enabler for robust 
communication in mesh wireless sensor network.
•  Low Cost: Since sensor nodes are deployed in large scale, the cost of a single node is the 
dominating factor in the total cost of wireless sensor network applications. Also, most wireless 
sensor network applications in civilian domains are called price-enabled applications. This 
means that market waits for price-competitive devices to use the application.
•  Unattended operation: Since large-number of devices are deployed in a wireless sensor net­
work, unattended operation of each node and failure-tolerance operation becomes the basic 
requirement.
•  Mobility: Sensor nodes may change their location after initial deployment. The mobility of
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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Chip rate 
(kchip/s)







868/915 868-868.6 300 BPSK 20 20 Binary902-928 600 BPSK 40 40 Binary
2450 2400-2483.5 2000 O-PSK 250 62.5 16-ary Or­
thogonal
Table 1.1: Frequency band and data rate for IEEE 802.15.4
nodes may be caused by incidental influence from environment, such wind or water. Or it is a 
desired property of system. For example, the nodes are attached to mobile entities.
•  Heterogeneity: Sensor networks may consist of different types of nodes. Some types of nodes 
may have more computational power than others; The degree of heterogeneity in a sensor 
network affects the complexity and management of the whole system.
These unique characteristics of wireless sensor network make a rich source of research topics 
and educational activities. Several standards have been proposal based on specific technology and 
targeting specific application area. For example, IEEE 802.15.4 and ZigBee protocols.
The IEEE 802.15.4 [8] standard defines the protocol and interconnection of devices via radio 
communication in a low range wireless personal area network (LFLWPAN). The physical layer (PHY) 
and medium access control (MAC) layer specifications are defined in the standard. The IEEE802.15.4 
standard intends to provide a standard for low complexity, low cost, low power consumption, and 
low data rate wireless connectivity among inexpensive devices. There arc three frequency bands used 
in IEEE 802.15.4 standard. Sixteen channels are available in the 2450 MHz band, ten channels in 
the 915 MHz band, and one channel in the 868 MHz band. The modulation and spreading formats 
summarized in Table 1.1 [8].
Zigbee[9] is a low-cost, low power, two-way wireless sensor network communication standard 
developed by Zigbee Alliance, an organization of over 200 companies in 20 countries. It is targeted 
for low data rate applications, such as remote monitoring and control in home automation, man­
ufacturing automation and industrial control. Zigbee is based on the IEEE 802.15.4 standard for
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Figure 1.1: Zigbee protocol architecture
wireless personal area networks (WPANs). It contains interface descriptions, object descriptions, 
protocols and algorithms. The stack architecture and the relation between IEEE802.15.4 and Zigbee 
are shown in Figure 1.1.
Wide variety of wireless sensor network applications have attracted many researchers to this 
area. Although wireless sensor nodes tend to be application specific because of a wide range of 
requirements and constrains in real-world sensor network applications, most current research still 
uses Mote [6] type sensor nodes, due to its availability and flexibility. Mote type sensor nodes were 
developed at the University California at Berkeley. Mote type sensor nodes are CPU-based embedded 
systems, which consist of a general purpose processor, memory, wireless communication subsystem 
and sensor subsystems. Because of the availability of general purpose CPU, dedicated operating 
system (TinyOS [10]) for sensor nodes and high level programming language tools, developing a new 
sensor network application on Motes is fast. That is why Berkeley motes are popular in academic
4
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research as well as for prototyping in commercial research.
The power consumption in Motes can be analyzed in three main parts: (1) CPU; (2) wireless 
communication subsystem; and (3) sensor subsystem. The power consumption of CPU depends on 
applications. In [11], it is studied that the power consumption of CPU varies from 20% to 80% 
of the total power consumption, but on average it is roughly 50%. A big fraction of the power 
consumed by the CPU is for processing the operating system routines and interrupts handling 
overhead. Therefore, the CPU-based sensor devices are not very energy efficient. Some researchers 
managed to decrease the energy consumption of CPU by introducing dedicated low power processors 
for the sensor network applications [12], while others propose using new event-driven architecture 
to improve energy efficiency of sensor devices [13] [14],
1.2 T h esis O b jective
Although there are studies [14] [13] demonstrating that using hardware to leverage event-driven 
nature of sensor network applications is a possible way of improving energy efficiency, no hardware- 
based senor nodes have yet been developed in the academic research for application testing because 
of the design time and high cost requirements in developing applications on customer hardware. 
Prototyping a hardware-based sensor node in FPGA is of interest because it allows testing hardware- 
based sensor nodes in real-world environment while reducing the development time and cost. The 
FPGA implementation also allows rapid design space exploration [15].
This thesis research has two objectives:
•  (1) Prototyping a hardware-based sensor node on FPGA. To be application specific, the imple­
mentation is based on Zigbee standard. The FPGA is chosen as the implementation platform 
due to its low cost and flexibility.
•  (2)Testing the implemented system in real-world environment. This test is not only to verify 
the system functionality, but also to measure the performance of the system.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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1.3 T h esis O rganization
The remainder of the thesis is organized as follows: Chapter 2 provides the research background 
and reviews related research in the design and implementation of sensor network nodes. Chapter 
3 presents the architecture of the proposed system and describes the system components used. 
Chapter 4 presents implementation details targeting a Xilinx Spartan 3 FPGA. It also presents the 
simulation and experimental results obtained after testing the proposed sensor node in a wireless 
sensor network. Finally, we conclude in Chapter 5 with a discussion of future work.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
Chapter 2
Background and Previous Work
In this chapter we review the research work that has been done for designing sensor network nodes.
There arc some fundamental requirements for nodes used in sensor networks [6] [16]:
• Small size and low power consumption: The processing, storage and interconnect capability of 
sensor devices is constrained by the size and power. Therefore the sensor devices must make 
efficient use of its computational unit and power.
•  Event-driven and concurrency-intensive operation: The primary operation of sensor network 
device is transmit information form device to device. The information in wireless sensor 
network arc simultaneously captured from sensor devices, processed, and sent or received 
to/from network through multi-hop routing. Therefore, tasks of sensor devices are interwoven 
with each other.
•  D iversity  in design  an d  usage: W ireless sensor netw orks have a  range of ap p lica tio n s  w ith
vastly varying requirements and characteristics [17]. For example, active sensors, like sonar, 
require much more computational power for signal processing than passive sensors, such as 
smoke detection sensor. Sensors for applications that support mobility need more network
7
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processing power to support complex network protocols and algorithms. That is why a single 
hardware platform is not sufficient to support such wide range of possible applications [18].
In order to address requirements described above, several design approaches are used in designing 
sensor network nodes. Generally, these approaches could be categorized into dedicated embedded 
sensor system, dedicated processor for sensor network application and dedicated architecture of 
sensor node.
2.1 D ed ica ted  E m bedd ed  Sensor S ystem
The dedicated embedded sensor system approach is to modify and optimize existed embedded system 
hardware and software to realize sensor device function and achieve energy efficient result. Figure
2.1 depicts a typical architecture of this kind of sensor node. The sensor node is a CPU-based 
system which consists of a general purpose micro-controller or processor with external memory, 
a wireless communication subsystem for communication with other nodes and a sensor module 
with a set of sensors. The general purpose processor is responsible for control and computation. 
There is a small, real-time operating system tailored for sensor network application running on 
the dedicated embedded system, such as TinyOS [10], Nano-Qplus[19] and Sensos [20]. TinyOS is 
an open source component-based operating system, which enables an efficient scheme of controlling 
hardware modules inside an embedded system. The system provides built-in interfaces, components, 
and sensor-board specific configurations. The size of operating system could be adjusted based on 
the complexity of hardware used in the sensor node. The adjustable feature is extremely important 
for sensor nodes since the memory size of sensor system is very limited. The general CPU-based 
architecture of dedicated embedded sensor system is a typical approach for sensor network device 
design in academic research. For example, the Berkeley Mote family[6], UCLA Medusa family[21]
a n d  M IT  //MP[Q2] a re  based  on th e  m o te  a rch itec tu re .
The advantages of dedicated embedded sensor system are its flexibility and convenience in de­
signing sensor network applications. The hardware platforms use off the shelf commodity IC chips. 
The operating system running on the system provides well defined software/hardware interface to
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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Figure 2.1: Dedicated embedded sensor node system architecture
users, and general purpose CPU is supported by a high level (i.e., C, C + + , and Java) program 
development environment. The available software tools and debugging platforms enable faster im­
plementation process. For example, developers could program a sensor application in C language, 
compile it using available compiler, download and run it on the targeted embedded sensor system. 
The design flow is simple and the development is fast. Since algorithms are implemented in software, 
they can be easily modified, if necessary. That is why the Berkeley Mica family is so popular among 
academic researchers.
Although the dedicated sensor network operating systems, such as TinyOS, have already been 
tailored for small size and light weight, the operating routine and interrupt handling still contribute 
to a lot of workload for the CPU of embedded system. To illustrate the overhead, a broken-down 
cycle count for a simple application of Blinking LED in TinyOS is shown in Figure 2.2 [13]. The 
Blink LED application includes operations such as setting up a periodic timer, interrupting the 
system when time is up, queuing a blink LED function on the TinyOS task queue and executing 
the blinking LED program. The interrupt service and scheduler overhead consume 507 cycles while 
the blink LED task only consumes 16 cycles. The overhead is over 90 percent. Another example is 
execution cycles needed in MICA to complete a sequence of tasks: sampling sensor output, averaging 
the sampled data, and displaying the result. 781 cycles out of total 1118 cycles are used for interrupt 
handling and scheduling [13]. This implies roughly 70 percent overhead .
The TinyOS functions and interrupt handling overhead in dedicated embedded sensor system 
increase execution cycles, and consequently reduce the energy efficiency for any given application
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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Figure 2.2: Dedicated Embedded Sensor Node System Architecture
Device/Mode Current Device/Mode Current
CPU Radio
Active 8.0mA Rx 7.0mA
Idle 3.2mA Tx(-20dBm) 3.7mA
ADC Acquire 1.0mA Tx(-8dBm) 6.5mA
Exended Standby 0.223mA Tx(-OdBm) 8.5mA
Standby 0.216mA Tx(lOdBm) 21.5mA
Power-save 0.110mA Sensor
Power-down 0.103mA Typical Board 0.7mA
Table 2.1: Mica2 platform current draw measured with a 3V power supply
tasks. Therefore, the dedicated embedded sensor system is not very power efficient. Tablc2.1 
shows the measurement results for the power consumption of Mica2, a dedicated embedded sensor 
system, from PowerTOSSIM project [11]. The energy consumed has been broken down by different 
components. Table 2.1 shows that CPU, memory and radio module are the main power consuming 
components of the system. Studies on common tasks of sensor networks show that the power 
consumption of CPU in dedicated embedded sensor systems ranges from 28% to 86% of the total 
power and is roughly 50% on average. Since the operating system overhead in a dedicated embedded 
sensor system is significant, a large fraction of CPU power consumption is wasted in processing the 
overhead.
Latency is another issue for dedicated embedded system. CPU-based architecture has limited
10
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computational parallelism. Concurrent events have to share common computational resources. This 
leads to increased latency of task processing. For real-time data acquisition applications that need 
high computation performance, systems either use a high-end processor, which lead to much higher 
power consumption, or adopt multiple CPU architecture [23], which increases system complexity.
2.2 D ed ica ted  P rocessor  for Sensor N etw ork  A p p lica tion
Since general purpose processor in dedicated embedded sensor system consumes large fraction of 
the power, many researchers proposed reducing the power consumption of CPU to improve energy 
efficiency. Dedicated processors, such as asynchronous processor (SNAP/LE)[13] and the second- 

















Figure 2.3: SNAP architecture
Dedicated sensor processors have specific instructions set architecture (ISA) for sensor network 
tasks. Unnecessary operations are removed from instruction set; and some new specific instructions 
for the operation of sensor nodes are added. In order to support the changes in instructions set, 
p ro c esso r  m ic ro -a rc h ito c tu re  n eed s to  b o  m o d ified  a n d  new  h a rd w a re  m o d u le s  n eed  to  b e  a d d e d  to
the new architecture. For example, the SNAP’s [13] instruction set contains instructions that can 
be classified into five categories: (1) standard R,ISC(Reduced instruction set computer) instructions, 
(2)timer coprocessor instruction, (3) message coprocessor instructions, (4)network-protocol instruc-
11
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tions, (5)event-driven execution instructions. Figure 2.3 shows the SNAP architecture. A timer 
coprocessor and a message coprocessor arc added into the processor’s micro-architecture to support 
the new added instructions.
The instruction set optimization results in a smaller program code size. The dedicated processor 
can also improve the scheduling function which makes it possible to get rid of the operating system 
overhead. It is reported in [13] that about 60% reduction of execution cycle count is obtained for 
executing sensor network tasks by using dedicated sensor network processor.
Dedicated sensor processor also minimizes the energy consumed for executing instructions using 
a wide variety of techniques. For example, subthreshold-voltagc circuit technique is used in [12] and 
asynchronous circuit is used in [13]. These techniques usually come with a trade-off in performance. 
For example, subthreshold-voltage circuit technique results in slower clock spccd[25].
2.3 D ed ica ted  A rch itectu re  for Sensor N etw ork  A p p lica tion
Dedicated architecture for sensor network application is an event-processor-based architecture pro­
posed by Harvard University [14] . It is intended to improve the power efficiency by fully leveraging 
the event-driven nature of sensor network applications. The architecture is shown in Figure 2.4. This 
architecture is different from the CPU-based embedded system in the way that events arc handled 
by a dedicated event processor. The event processor is essentially a programmable state machine 
to perform repetitive interrupt handling tasks. The hardware modules, such as message processor, 
data filter, assist the event processor. These modules are designed for specific tasks. Therefore, they 
improve power and cycle efficiency. The general purpose processor in the architecture is used as the 
last resort for computation. It is used only when other modules do not have the requisite function.
Wireless sensor network are inherently event-driven [26]. Dedicated embedded systems use inter­
rupts to indicate an event that requires system’s attention. Therefore, the primary task of dedicated 
embedded sensor node is to handle timer and external interrupts [14]. A typical interrupt handling 
procedure of an embedded system is as follows: When the occurrence of an event is detected, an 
interrupt will be signaled to CPU. Upon receiving the interrupt signal, the CPU has to save current
12
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Figure 2.4: Event-proeessor-based architecture
execution state and data. Then, the CPU loads corresponding event handling program from memory 
and executes. After the execution is finished, the CPU has to restore its previous state and continue 
the execution. The operations for embedded system to store and restore its execution state before 
and after an interrupt is the overhead. The event driven architecture can avoid this overhead by 
using dedicated event processor. The function event processor coordinates others hardware function 
modules to respond to events. There is no software overhead for interrupt handling.
Since event-driven architecture avoids the overhead of running an operating system and interrupt 
handling, the hardware designed for specific tasks improves the system performance. The cvcnt- 
processor-based system[14] uses about 10 times less clock cycles than dedicated embedded system. 
The reduction of cycle count makes the event-processor-based architecture runs for less time at the 
same clock frequency or enables it to run at a lower clock frequency and still execute a task in the 
required time. The power consumption of a CMOS system is comprised of two parts, static power 
consumption and dynamic power consumption. The dynamic power consumption is calculated by 
2 . 1 .
Pdyn = J2afCv2 (2l1)
13
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Where Pdyn is the total dynamic power consumption of the system, a  is a measure of switching 
activity, /  is the clock frequency, C  is the output capacitance of the node, and V  is the power supply 
voltage.
Running for less time or at a lower clock frequency reduces dynamic power and energy consump­
tion. Another advantage of running at a lower clock frequency is that the processor can usually run 
at a lower supply voltage, further reducing both dynamic and static power dissipation and energy 
consumption.
2.4  M otiva tion  o f  Our W ork
Dedicated architecture for sensor network applications can significantly improve performance of sen­
sor system [14]. However, to our knowledge, there are still no sensor network applications developed 
for dedicated architecture platforms. Lack of such platforms motivates us to implement a Zigbee 
sensor node based on dedicated architecture to verify the system functionality and performance 
using real-world applications.
The sensor node is based on an event-driven architecture. All system functions are implemented 
using dedicated hardware modules. The dedicated hardware designed for specific tasks is more power 
efficient than general purpose CPU for processing the same tasks [27]. Rabaey [1] compared energy 
efficiency against flexibility among embedded processor, ASIC, FPGA and dedicated hardware. 
As illustrated in Figure 2.5, the energy efficiency of dedicated hardware is about three orders of 
magnitude higher than embedded processors.
Our design is targeted for implementation using FPGAs for flexibility, reasonably high speed, and 
low cost. FPGA is very suitable for prototyping of sensor nodes because of its rc-programmability. 
It is also an excellent platform for future design space exploration.
In the next chapter we describe the system architecture for the proposed sensor node.
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Figure 2.5: Analysis of energy efficiency versus flexibility trade-off for a number of common archi­
tectural styles (for a 0.25 micron CMOS process)[1].
15
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
Chapter 3
System  Architecture
Wireless sensor networks are inherently event-driven[26]. All sensor node designs mentioned in 
the previous chapter try  to leverage the event-driven nature of sensor network applications to make 
efficient use of resources. For example, TinyOS, the operating system for dedicated embedded sensor 
system, has event-driven execution model; SNAP[13] has event-driven execution of instructions; 
dedicated architecture for sensor network application in [14] has dedicated event processor. All these 
research efforts suggest that energy efficiency can be obtained from optimizing the event handling 
process. Our design also adopts specific event driven architecture to improve system performance.
The system architecture is illustrated in Figure 3.1. A Zigbee application is implemented using 
six hardware units. The Zigbee application consist of three layers of communication: (1) physical 
MAC layer(IEEE 802.15.4); (2) network layer(Zigbee) and (3) application layer. The hardware 
units are cross-layer designed to minimize the communication among different layer functions. For 
e x am p le , p a rs in g  a n d  c la ss ifica tio n  u n i t  sp a n s  ac ro ss  th re e  layers. I ts  in p u t  is in  p h y s ic a l layer fram e  
while its output could be in MAC layer command or network layer command or application layer 
data. The connection between these hardware units needs dedicated links instead of one or more
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buses. The dedicated links allows simultaneous communication among hardware units. The features
of our design are described in the following sections
Application Layer
Application and 
M anagem ent Unit 










Figure 3.1: The Zigbee implementation system block diagram
3.1 E ven t-D riven  A rch itectu re
All function units in our design are event-driven systems, except parsing and classification unit. The 
general architecture of the event-driven system is shown in Figure 3.2. There are event handlers, 
event dispatchers, data bus, control signals, and state signals in the architecture. Event dispatcher 
is used to detect the occurrence of an event and activate the corresponding event handler to handle 
that event. An event could be internal, such as timer signal, or external, such as packet available 
in radio module buffer. Event handlers are dedicated hardware subsystems designed for specific 
events. They are activated by an event dispatcher in response to a specific event. Event handlers 
can generate other internal events. In this case, it activates another event handler to process the 
internally generated events. An event handler consists of event processing unit, local registers and 
shared registers. The event processing unit contains customized state machine and data path for 
processing a particular event. The state machine controls the event processing. The data path 
provides hardware needed for processing event information. Local registers are used for temporary 
data storage during event processing. They can be accessed only by the corresponding event handler.
17
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The shared registers are used for exchanging event information. Information from event dispatchers 
is stored in shared registers. Both event handler and event dispatcher are able to access to the 
shared registers. The control signal is used to trigger the event handler to change its state from idle 
to active. The state signals indicate the state of event handlers to event dispatchers. The data bus 
is used to transfer event information from event dispatcher/event handler to event handler. The 
output ports in the architecture are driven by the event handlers, which are responsible for the 
communication between hardware blocks.
Control S ignals & State S ignals
Local 
R egisters J l
Event
Handler O u tp u t
Ports
S h a r e d  R e g is te r s
Data
Figure 3.2: Event driven architecture
An event dispatcher is a state machine designed to monitor the input ports of hardware blocks, 
receive event information, decode event information and activate corresponding event handler. Fig­
ure 3.3 illustrates a simplified version of the actual state machine of an event dispatcher. The event 
dispatcher stay in Idle state after reset or power-on until an event occurs. When an event occurs, 
event dispatcher receives event information from input port, decodes event information, and lookups 
corresponding event handler to activate. If the event handler is in Idle state, the event dispatcher will 
activate the event handler. The activation requires three steps. First, the event dispatcher signals 
the event handler changing its state from Idle to JobAdd state. Then the event dispatcher receives 
event information from input port and sends it to the shared registers of activated event handler. 
Finally, after the information transaction is complete, the event dispatcher signals the event handler 
to leave JobAdd state and begin processing the task. After activation, the event handler returns to
18
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the Idle state and continues to monitor the input interface. If the event handler is not in Idle state 
when an event dispatcher has detected an event, the event dispatcher will hold the communication 
on the input port and wait until the event handler is ready. Then the event dispatcher continues 
the activation as described above.
E v en t h a n d le r
n o t av a ilab le
Event happen  & event 
handler not available
Wait
No Event .Event handler available
Idle Activate




Transferring Com plete Transfer
Figure 3.3: Event handler state machine
Each event handler is a small hardware processing unit with customized control logic and data 
path to perform a specific task. Figure 3.4 illustrates a simplified version state machine of an actual 
event handler. There are three common states in every event handler: (l)Idle, (2)JobAdd and 
(■3) JobStart. All event handlers have same functionality in these states. The state change of event 
handler from Idle to JobAdd, from JobAdd to JobStart is solely controlled by the activator, which 
is cither the event dispatcher or the event handler that is activating this event handler. The event 
handler stays in Idle after reset or power on. When in Idle state, the event handler is ready to accept 
a task. Event handler is signaled to change from Idle to JobAdd state after the event dispatcher 
has detected an event. The JobAdd state shows that the event handler is engaged to an event 
handling and receiving event information. When in this state, the event information is transfercd 
from event dispatcher to event handler’s shared registers. The event handler does nothing in this 
state but waits until the transfer is complete. When the information transfer is complete, the event 
dispatcher signals event handler to change its state from JobAdd to JobStart. From this state, the 
event handler begins to run its specific logic to process the event. After the processing is complete,
19
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event handler will return to the Idle state and wait for next event. Note that the event handlers 
do not provide preemption operation and there is no priority to access a particular event handler. 
They follow first-comc-fist-serve rule. When an event handler is busy, event dispatcher has to wait 
until it is ready.
Information is 
No even t tran sferred
E v e n t
TriggerIdle JobA dd (Jo b S ta rtp {JobEnd
Information 
tran sfe r 
Is com pleted
Figure 3.4: Event handler state machine
The operation of the designed system is driven by events. An event processing procedure consists 
of three stages: (1) event detection, (2)handler activation, (3)evcnt processing. In event detection 
phase, event dispatchers are in Idle state and monitor the input ports. When an event happens, 
the event handler decodes event and begins handler activation phase. In handler activation phase, 
event handler first checks the availability of corresponding event handler. If the corresponding event 
handler is idle, event dispatcher transfers event information to the event handler. Otherwise, the 
event dispatcher will wait until the event handler is ready. During this period, event handler is 
in JobAdd state and event dispatcher in Activate state or Wait state. After the information is 
transferred, the procedure enters event processing phase. The event dispatcher returns to idle state 
and event handler starts the task processing. The whole event processing phase lasts until event 
handler finishes its task. As described above, the event dispatcher is responsible for the event 
detection and the event handler is responsible for event processing. Therefore, the event detection 
phase and event processing phase could be overlapped. Also, because event handlers arc able to 
work independently of each other, the event processing phases of different events can be overlapped, 
making it possible to process events in parallel.
In our event driven system, all computation resources needed for processing a particular event 
are available locally in event handlers. Therefore, event handlers do not need to signal an interrupt
20
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to request the computational resources for processing the task. As a result, there is no interrupt 
overhead in the our system.
3.2  H ardw are A cceleration
The most frequent tasks of a sensor node are sending a packet, receiving a packet and relaying 
a packet. These activities involve operations such as parsing, classification, framing. In network 
processors, these operations are accelerated in hardware using pipelining and parallel processing 
[28] [29]. As shown in Figure 3.1, the designed system adopts the architectural ideas from network 
processors to accelerate packet operations. There are two information paths in the designed system: 
(1) fast path and (2) slow path. The function units in fast path deal with operations that are 
directly performed on packets, such as header modification, parsing, classification, packet framing. 
This path has customized data path for IEEE 802.15.4 frames and Zigbee packets. It guarantees that 
the throughput of the designed system is able to keep up with the line speed. The slow processing 
path deals with operations that arc related to network management and upper layer application, 
such as routing protocol handling and routing table updates. In a network processor, those functions 
arc implemented by the central processing units (CPUs). However, in our system, a set of specific 
hardware modules, event handlers, replace CPUs to  accelerate the task processing.
3.3  P arallel D istr ib u ted  C om p u tation
Our system has two parallel data paths, fast path and slow path. Inside hardware units, each event 
handler and event dispatcher has its own data path and control logic. They also work in parallel. 
The parallel architecture in our system increases the efficiency of message processing and the system 
throughput. The computation capability is distributed among event handlers which enable the 
system to respond an event whenever it occurs. Implementation and testing results in chapter 4 
show tha t the parallel distributed computation allows our system to respond faster to application 
needs.
21
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There is a trade-off between size of circuit and performance. The parallel distributed compu­
tation architecture of our system has larger size circuit than other CPU-based architectures. In 
our implementation, we did not encounter restrictions on circuit size. As shown by the synthesis 
results in Chapter 4, our implementation uses about 51 percent of the target FPGA logic capacity. 
There is still plenty of logic capacity left unused. For implementations with very tight circuit size 
constraint, it is possible for the designed system to combine some event processing units into one 
common processing unit to reduce circuit size.
3 .4  S y stem  C om p on en ts
Before presenting the system components, a brief description of Zigbee nodes and their behavior 
is provided here. There are three type of Zigbee nodes: (1) coordinator, (2) router, and (3) end 
device. The coordinator is responsible for initiating and maintaining the network. It is the root of 
the network and there is only one coordinator in a Zigbee network. Router is responsible for moving 
data and control messages through the network. Router extends the coverage of the network. End 
device contains just enough functionality to  talk to coordinator or router; it cannot relay data from 
other nodes. Both coordinator and router provide an association service for new node to join to 
a network. Association is a procedure used to establish membership in a network. A parent-child 
relationship is formed when a node having membership in the network allows a new node to join. 
The new node becomes the child, while the other node becomes the parent. The parent will assign 
a 16-bit network (NWK) address to its new children based on its capability. For router,the 16-bit 
NWK address is calculated based on Equation 3.1; for end device, the function is determined by the 
Equation 3.2:
A  R.‘iu ty : r r, —  ■ A p a r e n t  C s ld p ^ d . )  ^  71 (3.1)
- A E n d D e v ic e n  -A p a r e n t  T  C  s k i p ^ d )  *  A / u  T  n (3.2)
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Where
1 4 - C  — R — C  * R Lm-  d- 1
Cskip{d) =  — -  -----^ ^ ^ ---------- (3.3)
1 —  R m
ARouter„ is the network address of nih router’s child. Aparent is the network address of the parent. 
Cskip(d) essentially the size of the address sub-block being distributed by each parent at that depth 
to its routcr-capable child node for a given network depth. It is given by Equation 3.3. Cm gives 
the maximum number of children a parent may have. Lm is the maximum depth of the network. It 
specifies the maximum number of allowable levels in a particular network tree. R m is the maximum 
number of routers that a parent may have as children.
The implementation in this thesis support Zigbee coordinator functions and router functions. As 
shown in Figure 3.1, our system consists of parsing and classification unit, modification and framing 
unit, network control unit, application and management unit, radio control unit and CC2420 unit. 
System’s functional units are connected to each other by dedicated links. The functions of these 
units are described below.
3 .4 .1  R ad io  control unit
Radio control unit interfaces to the CC2420 transceiver module to provide a communication channel 
to other modules in the system. It provides three operations: (1) get-packet, (2) send-packct and 
(3) TRX-configuration.
1. Get-packet: This operation is triggered when CC2420 module signals that there is a packet 
available in its buffer. Get-packet operation gets packets from CC2420 buffer and sends the 
packets to parsing and classification unit.
2. Send-packct: This operation is triggered when modification and framing unit sends a packet 
to radio control unit. Radio c o n tro l u n i t  rece ives the p a ck e t a n d  sen d s i t  to  CC2420 m o d u le . 
The whole send-packet operation consists of four steps. First, radio control unit will issue a 
clear command to CC2420 module to clear its buffer. Then, radio control unit receives the 
packet from modification and framing unit and sends it to CC240 buffer. After the packet
23
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transfer is finished, radio control unit will issue a send command to CC2420 module. When 
CC2420 receives this command, it changes from receive mode to TX mode. CC2420 will 
start to  send the packet when the wireless channel is free. After sending the send command 
to CC2420, radio control unit keeps monitoring the state of CC2420 module until CC2420 
finishes sending. When the send packet operation is finished the radio control unit return to 
idle state.
3. TRX-configuration: This operation is triggered when network control unit needs to  command 
or configure CC2420 module, or read CC2420 module state. When network control unit 
sends command or configuration parameter to radio control unit, radio control unit will write 
them to the corresponding CC2420 register. At the same time, radio control unit reads 
CC2420 state and sends it back to network control unit. When network control unit reads 
the content of CC2420 register, radio control unit will send read-register command and the 
register address to CC2420 module. Then it receives the module’s states and the register’s 
value from CC2420 and sends them to network control unit.
3 .4 .2  P arsin g  and classification  un it
Parsing and classification unit receive packets from radio control unit and parses the received packets 
into information fields. The parsed information is then sent to corresponding module for further 
processing based on the packet type. Some unnecessary information fields are removed. For example, 
the MAC command is sent to network control unit and the application data are sent to application 
and management unit. The destination MAC address is removed because it is not needed in further 
processing. The Zigbee frame structure is shown in Figure 3.5 and the input frame and output data 
format of parsing and classification unit are shown in Figure 3.6. The input frame types include 
beacon, acknowledgement, MAC command and MAC data.
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Figure 3.5: Zigbee frame structure
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Figure 3.6: The input data and output frame format of parsing and classification unit
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3 .4 .3  N etw ork  control unit
Network control unit processes MAC layer and Zigbee network layer events. Its functions includes 
network discovery, network start, network join , neighbor table maintenance, etc. It is also respon­
sible for configuring CC2420 transceiver, and resetting MAC layer and physical layer.
Network control unit interfaces to  parsing and classification unit, application and management 
unit, modification and framing unit and radio control unit. In network control unit, There arc two 
event dispatchers and fourteen event handlers. One event dispatcher monitors the interface between 
parsing and classification unit; the other monitors the interface between application and management 
unit. These two dispatchers work independently in parallel. The name of event handlers and their 
functions are listed as follows.
1. send-ToFrame: This event handler is activated when an event handler needs to send 
information to other nodes in the zigbee network. The process will send data to modification 
and framing unit, where data are packed as a Zigbee frame.
2. send.ToNWK: This event handler is activated when an event handler need to send 
information to application and management unit. This event handler is responsible for the 
communication between network control unit, and application and management unit.
3. ToCC2420-process: This event handler is activated when an event handler needs to 
command or configure CC2420 module. This event handler is responsible for communication 
between network control unit and radio control unit.
4. bcacon.process: This process is activated when network control unit receive a beacon. It 
compares the (personal area network Identifier) PAN ID in beacon with those in its neighbor 
table. If the PAN ID in beacon is different from those in neighbor table and neighbor table 
has still has capacity, it adds a new neighbor to its neighbor table and notifies application 
and management unit that a new neighbor is found. Otherwise, it ignores the beacon. In 
order to notify application and management unit, a new event process, scnd_ToNWK, will be 
activated.
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5. associate_req: This process is activated when network control unit receives the MAC 
command, association request. It checks if the requesting nodes are already in children table. 
If they arc, then event handler assigns the old 16-bit NWK address to the requesting node. If 
the requesting node is not in children table, event handler will assign a new 16-bit NWK 
address to  the requesting node and adds new entity in children table. In both cases, the 
association attem pt succeeds. If there is no capacity in children table, the association 
attem pt fails. Event handler will send an association response command to tell the 
requesting node the result of association attem pt. The association state and 16-bit NWK 
address will be in that command. In order to send the association response command, the 
send_ToFrame event handler will be activated at the end of this process.
6. associate.resp: This process is activated when network control unit receive the MAC 
command frame of association response. If the node has already been associated with a 
Zigbee network, event handler will ignore this event. If the association response is with a 
success state, the event handler will setup 16-bit network address and PAN ID based on the 
information from association response command. It also activates ToCC2420_proccss event 
handler to configure CC2420 module, and activates send-ToNWK event handler to inform 
application and management unit that association with a Zigbee Network is successful. If the 
association response returns with a failure state, the event handler informs application and 
management unit that the association attem pt failed.
7. beacomrcq: This process is activated when network control unit receives a search for Zigbee 
network request from application and management unit. The event handler will construct a 
beacon request command and activate send.ToFramc event handler to send the command.
8. join-nctwork: This event handler is activated when network control unit receives a join to a 
network command from application and management unit. The event handler will first 
lookup neighbor table to found a suitable Zigbee network to join. If no Zigbee network 
found, event handler will send a message back to application and management unit to inform 
that no network is available. If there is a suitable Zigbee network, event handler will send a
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association request command to the network. The send.ToFrame event handler will be 
activated to send the Zigbee frame.
9. search_network: This event handler is activated when network control unit receive a search 
network command from application and management unit. A beacon request command will 
be constructed and broadcasted. The send.ToFrame event handler will be activated to send 
the Zigbee command.
10. send.NWKdata: This event handler is activated when network control unit receive a data 
package from application and management unit. Event handler constructs a Zigbee data 
frame. Frame length, frame control field, PAN ID, sequence number and source address arc 
added to the frame. Then event handler activates the send.ToFrame event handler to send 
the frame.
11. initial.CC2420: This event handler is activated after sensor node is powered up or reset. The 
event handler sets up PAN ID, 64-bit IEEE address, 16-bit network address, frequency and 
buffer size in CC2420 module, It also turns on the crystal oscillator in CC2420 module and 
sets CC2420 in receive mode.
12. start-NWK: This event handler is activated when network control unit receive a start 
network command from application and management unit. Event handler sets up sensor 
node to be a Zigbee coordinator.
3 .4 .4  A p p lica tion  and m an agem en t unit
Application and management unit interfaces to parsing and classification unit, network control 
unit, modification and framing unite. It has network management, application function and user 
interface function. The network management controls the process of setup and joining a Zigbee 
network and routing. Application function controls a test application. The test application mimics 
data monitoring scenario in real-world Zigbee application. User interface controls the output of 
LEDs and LCDs on Zigbee node, which are used in testing and debugging.
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3 .4 .5  M od ification  and fram ing u n ite
Modification and framing unit is responsible for packing the data into frames that will be sent to 
other Zigbee nodes. It interfaces with parsing and classification unit, network control unit, radio 
control unit. It consists of a dispatcher and two event handlers. The dispatcher monitors the events 
at its two interfaces. If a packet is received from parsing and classification unit, event handler starts 
route lookup process. The route lookup process sends a request to application and management unit 
for ncxt-hop address. The return address will be framed in the packet. For packets from network 
control unit, event handler adds MAC source address and sequential number. The frame is then 
transferred to radio control unit.
3 .4 .6  C C 2420 m odule
CC2420 module is the low power, IEEE 802.15.4 [8] and ZigBee compatible, RF chip CC2420 [30]. 
It is used as a wireless transceiver. The description and functionality of this chip are presented in 
Chapter 4.
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Chapter 4
Im plem entation and Results
4.1 Im p lem en ta tion  P la tform
Two Zigbee nodes were implemented in our work using Ccloxica RC10 FPGA development boards[31] 
and Chipcon CC2420 evaluation boards (CC2420EB) [32]. The CC2420 evaluation boards are used 
as the transceiver unit of Zigbee node. The FPGA in RC10 board is used to implement parsing and 
classification unit, modification and framing unit, network control unit, application and management 
unit and radio control unit. The integrated Zigbee node is shown in Figure 4.1. The description of 
these prototyping boards is given in the following subsection.
4 .1 .1  R C 10 d evelop m ent board
The RC10 FPGA evaluation board from Celoxica is designed for rapid prototyping and application 
d e v e lo p m en t. R C 10  c o n ta in s  a  X ilin x  S p a r ta n  3 F P G A , c o m p u te r  in te rfaces, s t a n d a r d  I /O ,  L E D s 
and LCDs display, and external circuits that support the operation of FGPA. The RC10 board and 
its function blocks are shown in Figure 4.2. The components used in the Zigbee node implementation
30
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
4. IM PLEM ENTATION AN D  RESULTS
SPI Interface & 
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Xilinx FPGA CC2420
Chipcon CC2420EBCeloxica RC10 Board
Figure 4.1: The integrated Zigbee node
include eight LEDs, two LCDs and a Joystick. The LEDs are used to indicate the working state of 
the Zigbee node. The information displayed using these LEDs is described in Table 4.1. The two 
seven segment displays are used in testing applications to display the number of packets received 
by the node or the data value of the packets. The test applications are implemented in the Zigbee 
node to test the system functionality and performance. The Joystick is used as a push button to 
reset the system.
The FPGA on Celoxica RC10 development boards is Xilinx Spartan3 xc3sl500-fg320-4 which 
contains 29,952 logic cells. Each logic cell has a 4 input look-up table and a D flip-flop. The system 
capacity of the FPGA is equivalent to 1.5 million logic gates.
The system clock of FPGA is provided by RC10 Board. The clock frequency is fixed at 48.00 
MHz. For the Zigbee implementation, a much slower clock is used. The 48 MHz board clock needs 
to be slowed down. There are four digital clock managers (DCM) in Spartan-3 devices available for 
c lock  co n tro l. D C M  is ab le  to  d iv id e  a  in p u t  c lock  by  a  fa c to r  o f 1.5, 2 .0, 2 .5, 3.0, 4 .0 , 5.0, 8 .0  o r 
16. In order to obtain a wider range of frequency control, two DCMs are connected in serial, as 
illustrated in Figure 4.3. These two DCMs work as a clock management unit. The input of clock
31
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i.f.os f.: xo
(a) RC10 (b) RC10 Block Diagram
Figure 4.2: Celocia’s RC10 board and its block diagram
LED Name Description
LEDO For Zigbee coordinator or router. On when the node
has detected that there is a new node looking for 
Zigbee networks
LED1 For nodes looking for Zigbee network. On when a
Zigbee network is found 
LED2 For nodes wanting to join a Zigbee network, On when
a join network request is sent 
LED3 For nodes looking for Zigbee network. On when the
node send out a beacon request to actively search for 
existing Zigbee networks 
LED4 For Zigbee coordinator or router. On when it accept
a new node into network 
LED5 For nodes wanting to join a Zigbee network. On
when it has joined an existing zigbee network 
LED6 For event. On When an event of sending application
data occur
LED7 For Zigbee coordinator. On when it has started a
new zigbee network_____________________________
Table 4.1: LEDs descriptions
32
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Figure 4.3: Clock module architecture
management unite is 48 MHz clock from RC10 board. Its output is a slower clock, the frequency of 
which could be configured through a slowdown factor ranging from 1.5 to 40. Since the minimum 
input clock frequency of DCM is 18MHz, the maximum slowdown factor of first DCM is 2.5. The 
output clock frequency, Foutputc iock , is shown in Equation 4.1. By changing these slowdown 
factors, system performance for different frequencies can be measured.
48
Foutputdock =  D C M l slowdown * D C M 2Siowdown (41)
where DCMlsiowdo-wn € {1.5,2,2.5} and D C M 2Siowdown e {1.5,2,2.5,3,4,5,8,16}
4 .1 .2  C C 2400 eva lu ation  board  and  C C 2420
The CC2420 evaluation board (CC2420 EB) [32] is a development board from Chipcon. As shown 
in Figure 4.4, the board contains a CC2420 chip and external circuitry required for the operation 
of CC2420, such as power and oscillator circuit. The CC2420 EM enables users to  use CC2420 
chip without spending time to make a printed circuit board. All CC2420 digital pins arc accessible 
from its test port 1. In our Zigbee node implementation, test port 1 is used to  connect FPGA with 
CC2420 chip.
CC2420 is a single-chip 2.4 GHz IEEE 802.15.4 compliant RF transceiver designed by Chipcon.
33
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Figure 4.4: CC2420 evaluation board














GND (ground) 20 N/A
Table 4.2: CC240 signals
Its output power is programmable from -24 dBm to 0 dBm and its receiver sensitivity is -95 dBm. 
The signals of CC2420 that need to be connected to the FPGA are shown in Table 4.2. The Serial 
Peripheral Interface (SPI) signals are used for CC2420 configuration and for accessing the chip’s 
buffer. The state signals arc output signals from CC2420 to indicate the transceiver’s working 
states. The functional description of SPI and CC2420 state signals can be found in [32]. Reset 
signal is the same signal that resets the whole system (sensor node). VREG (voltage regulator) 
signal should always high to enable the regulator. The ground pins of two development board arc 
connected together to make the signals of two boards have the same reference voltage.
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Resource type Slices Slice Flip-Flops 4 Input LUTs
Available 13312 26624 26624
Parsing and Classification Unit Used 3180 1223 6037Percent 23% 4% 22%
Modification and Framing Unit Used 374 315 703Percent 2% 1% 2%
Application and Management Unit Used 268 231 487Percent 2% 0% 1%
Network Control Unit Used 2397 1901 4464Percent 18% 7% 16%
Radio Control unit Used 326 170 605Percent 2% 0% 2%
Total System Used 6888 3549 12967Percent 52% 13% 49%
Table 4.3: The Zigbee node synthesis results
4.2  Im p lem en ta tion  D eta ils
The Zigbee node design and implementation was done using VHDL[33], synthesized using Xilinx 
ISE7.0 [34] and simulated using Mentor Modelsim simulator [35]. The synthesis results arc shown 
in Table 4.3. The sensor node system uses about 52 percent of FPGA resources. It means that the 
size of implemented system is about 700,000 gates. The parsing and classification unit, and network 
control unit are the two largest units in the implemented system, which consist of about 80 percent 
of system logic, while application and management unit only take up 2 percent of system logic in 
our implementation. However, if a more complex application or sophisticated routing algorithm is 
implemented in the sensor system, application and management unit will be larger.
4.3  T est R esu lts
In order to evaluate the performance of implemented system, the following parameters were tested: 
range, packet error rate, execution cycle count and throughput. Actual hardware was used to 
measure the range and packet error rate. Execution cycle count and throughput were estimated 
using ModelSim simulator.
An application was developed to test range, packet error rate and system functionality. This 
test application mimics data monitoring scenario in real-world Zigbee applications. The sensor node
35
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periodically collects sampled data and transmits packets containing the data to its remote peer. The 
remote peer receives packets, processes them and displays the data value.
4 .3 .1  F unctional te s ts
Two Zigbee nodes were used in the functional test. The whole testing process was divided into three 
stages. In the first stage, a Zigbee node sets up a Zigbee network. The Zigbee node performs system 
initialing, network searching and network setup functions. It works as a Zigbee coordinator. In the 
second stage, the other Zigbee node joins the Zigbee network. It finds and joins the Zigbee network 
set up by the first Zigbee node. It works as a Zigbee router. In the third stage, communication 
between these two nodes is tested. The Zigbee router collects data from its internal counter periodi­
cally and sends it to the Zigbee coordinator. The Zigbee coordinator receives the data packets from 
Zigbee router, processes them and displays the data value on 7-segment displays. The verification of 
the system functions is done by reading the state indicators and LCDs on the RC10 FPGA board. 
The state indicators are the LEDs on RC10 board, which arc turned on when a specific function has 
been successfully accomplished. The meaning of each LED is shown in Table 4.1 . The data received 
by Zigbee coordinator is displayed on the 7-segment LCDs. Since the data to be sent is collected 
from a counter, the data are known. If the data shown on LCDs are same as what we expected, the 
data receiving function and data sending function are verified.
In functional test, two Zigbee nodes were able to setup a Zigbee network and communicate with 
each other. The nodes displayed the expected values which confirmed that the functional tests 
successfully passed. The functional test results are shown in Table 4.4. The test results demonstrate 
that the nodes able to function as a Zigbee coordinator or a Zigbee router in the Zigbee network.
Note that there are a few functions that could not be tested on hardware platform due to the limit 
on number of nodes (only two nodes were available). Those functions were verified using simulator. 
The functions validated using simulator include the packet relay function, join network refusal.
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Tested Function Function Description Test Platform State
System initial Initial internal counter, network address 
and CC2420
Hardware Pass
Network search Request beacon , receive and decode net­
work information from beacon and up­
date network candidate list
Hardware Pass
Network setup Start a Zigbee network Hardware Pass
Beacon broadcast Broadcast beacon that contains network 
information
Hardware Pass
Network join request Choose a network from candidate list and 
send out associate request command
Hardware Pass
Network join Receive respond from target network, up­
date its PAN ID, network address and ini­
tial Zigbee router function if join network 
is succeeded
hardware Pass
Accept a node receive associate request, check its capac­
ity, assign address and update son table 
if a new node is allowed to join, send out 
associate respond
Hardware Pass
Send Data Send a application data to  peer node Hardware Pass
Receive Data Receive a packet from remote peer Hardware Pass
Relay data Receive a packet and relay to next-hop 
node
Simulator Pass
Reject a node receive associate request, check its capac­
ity, send out associate respond with rejec­
tion if a new node is not allowed to join
Simulator Pass
Table 4.4: Functional test list
Transm ission
Z ig b ee
C o o rd in a to r
R eceive P acket 
Counter
Figure 4.5: Communication range and packet error rate test setup
Z ig b e e
R o u te r
S ent P acket 
counter
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4 .3 .2  P acket error rate versus com m u n ication  range
The effect of change in communication range on packet error rate was determined using the two 
implemented Zigbee nodes. The objectives of this experiment were: first, to measure the working 
range of the implemented nodes. The second, to measure the packet error rate when the commu­
nication range was changed. The test setup is shown in Figure 4.5. Two Zigbee nodes arc used in 
the test. One is for transmitting data and the other is for receiving data. The sending node records 
the total number of packets sent,Psent\ and the receiving node records the total number of packets 
received, P r e c e . i v e d -  Note that the packets counted at the receiving node are the packets received 
at application layer. There are packets with error received by Zigbee node. These packets will be 
detected by cyclic redundancy check (CRC) and dropped off at MAC layer. The packet error rate 
( P E R  )is given by:
P E R  =  (Psent — Preceived) /  Psent (4-2)
The tests were conducted in both indoor and outdoor environments. The test results arc shown 
in Figure4.6. As illustrated in the figure, there are three communication zones. The 0~30 meters 
in the indoor environment and 0 ~  65 meters in the outdoor environment are good communication 
zones. The packet error rate in these zones is below 2%. Within this range, the implemented 
system is able to provide reliable operation. The 30~ 55 meters in the indoor environment and 
65~85 meters in the outdoor environment are distorted communication zones. The packet error 
rate there is from 5% to 20%. The implemented system is still able to function in this zone, but 
the communication is unreliable. More than 55 meters in the indoor environment and 85 meters in 
the outdoor environment is out of service zone. The implementation has a hard time setting up the 
network and establishing a communication link.
4 .3 .3  C rosstalk  induced  packet error
Packet Error Rate (PER) is an important quality of service parameter (QoS) for wireless network. 
It is closely related to the noise and interference in the communication channel. In the packet 
error rate test described above, the system suffers from three different interference sources. One is
38
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Figure 4.6: Transmission distance vs. Packet error rate. The test nodes operate on 1.2Mhz system 
clock. RF frequency is 2405M H z. Radio transm itter output power is 0dB m  and antenna gain is 
AAdBi.
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the background noise which is a common noise produced by electronic nodes. The noise signal is 
uncorrelated in time and its power spectral density is flat within the given communication channel’s 
bandwidth. A good approximation of this noise is Gaussian white noise. Another interference source 
is wireless LAN (WLAN). The IEEE 802.15.4 (Zigbee) standard uses the 2.4GHz industrial scientific 
and medical (ISM) unlicensed band which is also used by IEEE 802.11b (WLAN) and IEEE 802.15.1 
(Bluetooth). Since there is campus-wide WLAN coverage, the test systems suffer interference from 
WLAN. The third interference comes from the connection cables that connect RC10 board and 
CC2420EB board. These cables induces crosstalk noise [36] in the circuit of the test system. The 
noise frequency is low, about several megahertz.
The white noise and WLAN’s interference in the Zigbee communication channel is common for 
most real-world Zigbee applications. The cross talk noise in our test system, on the other hand, 
is unique. This noise is generated by inferior wire connection in the implementation; and can be 
decreased or eliminated by placing all components in a printed circuit broad with well designed 
layout. Therefore, it is important to investigate and isolate the packet error rate introduced by the 
connecting cables.
The channel width of WLAN (802.11b) is 20MHz , while the channel width of Zigbee is 5Mhz. 
Since WLAN channel is much wider than Zigbee, the effect of WLAN signal is flatted in Zigbee 
channel. Therefore, the WLAN interference to Zigbee node can be approximated as white noise
[37]. White noise is additive, so the effect of WLAN signal and background noise can be considered 
together as white noise effect. How white noise affects bit error rate in Zigbee is well studied. When 
signal to noise ratio (SNR) is high, the noise effect on bit error rate is small . For example, when 
SNR is 5dB, the BER is about 10-3,8 [38]. So if the packet error rate is measured in high SNR 
situation, this packet error rate could be approximated as the packet error rate induced by jumping 
cables. In order to estimate the effect of jumping cables, Two Zigbee nodes arc placed within 50cm 
to test the packet error rate. The test result is shown in Table 4.5.
As shown in Table 4.5, the packet error rate is about 1% when two nodes are very close to each 
other. It is fair to say that if the connection between FPGA and CC2420 transceiver is improved, 
the packet error rate will be improved at least 1% for the communication between nodes in short
40
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Test Number Number of Packet Sent Number Packet Received Packet Error Rate
1 65535 64996 0.008292818
2 32768 32468 0.009239867
3 32768 32730 0.001161014
4 32768 32579 0.005801283
5 32768 32534 0.007192476
6 32768 32437 0.010204396
7 8192 8127 0.007998031
Total 237567 235871 0.007190371
Table 4.5: The packet error rate of two zigbee nodes between 50cm
distance. The short distance here means the signal to  white noise rate is high enough to  overlook 
the packet error rate caused by white noise. For communication in long distance, the improvement 
is unpredictable based on this test because the effect of connecting cable on packet error rate can 
not be isolated from those of other interference sources.
4 .3 .4  P erform ance an alysis u sin g  ex ecu tio n  cycle  count
To evaluate the efficiency of the hardware-based implementation, the designed system is compared 
against typical sensor node design approaches. The design approaches under evaluation include 
general purpose CPU solution[39], scnsor-processor solution[13], cvcnt-processor-bascd solution[14] 
and our hardware-based solution. Execution cycle counts for regular sensor network tasks arc used 
as performance indices for comparison. The need for fewer execution cycles means that system 
can either run for less time at the same clock frequency or can run at a lower clock frequency and 
still execute a task in the required time. Completing a given task in shorter time or lower clock 
frequency reduces dynamic power and energy consumption. In addition, running a system at a lower 
clock frequency enables lower supply voltage, further reducing power dissipation. The regular sensor 
network tasks used to measure the cycle counts in the evaluation are described as follows:
1) Packet transmission: The application and management unit periodically collects samples and
se n ds  s a m p l e d  va lues  t o  t h e  n e t w o r k  con t r ol  u n i t ,  wh i ch  decides  t h e  d e s t i n a t i o n  a d d r e s s  for t he  
packet and looks up next-hop address. All the packets are sent to modification and framing unit to 
form a MAC frame. The frame is then transferred to radio control unit and transmitted.
2) Packet reception: The radio control unit fetches the MAC frame from CC2420 buffer when it
41
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Task Mica2 SNAP Event-processor-based system Hardware-based system
Packet Transmission 1532 331 127 137
Packet Reception 234 258 136 71
Packet Relay 429 418 165 115
Tabic 4.6: The execution cycle counts of regular sensor network tasks among different approaches. 
The number in the table is in cycle
is ready and sends the frame to parsing and classification unit. If the destination of the packet is 
for the sensor node, content parsed from frame will be sent to network control unit or application 
and management unit.
3) Packet relay: After the reception of packets, if the packet is not for the sensor node, the 
system will modify corresponding fields of the frame send it to next-hop node or destination node.
The execution cycle counts of different implementations for performing the regular sensor network 
tasks explained above are presented in Table 4.6. The first column shows the task type under 
evaluation. The second column shows the cycle counts of MICA2 which are obtained from[14], The 
third column shows cycle counts of SNAP from [13]. The fourth column shows cycle count of cvcnt- 
processor-bascd architecture from[14]. The fifth column shows the cycle count of the implemented 
system which is determined using Mentor ModelSim simulator.
As shown in Table 4.6, the implemented system is about 11 times faster than Mica2 system 
in packet transmission task, and about 3~4 times faster in packet reception task and packet relay 
task. The cycle count comparison on typical tasks shows our system provides significant perfor­
mance improvement over the general processor solution. This improvement is not only the result 
of avoiding the overhead of operating system and interrupt handling, but also from utilization of 
parallel processing. For example, in packet relay task, framing unit will start a route lookup event 
as soon as it receives the destination address of the relay packet. The framing event handler and 
route lookup event handler are able to run in parallel. The packet relay performance of our system 
is the best among all evaluated systems. Compared to the event-processor-based architecture, the 
implemented system uses 30% less cycle count.
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Figure 4.7: System throughput vs. Clock frequency
4 .3 .5  S y stem  th rou gh p u t
The throughput is another parameter to measure the performance of network application. Figure4.7 
shows minimum clock requirement of the implemented system to maintain 250 kbit/s throughput 
with a typical sensor node tasks described earlier. The implemented system operates at low clock 
rate, 230 KHz, while keeping up with line throughput of 250K bit/s. The length of packets has little 
influence to  the relay performance.
The performance results demonstrate that in one second, a hardware oriented Zigbee coordinator 
working at 300 KHz system clock is capable of processing 400 incoming data packets, relaying 200 
packets and transmitting 10 control command. Therefore a Zigbee end device working at 300 KHz 
clock could have a sample rate of 1000 samples/second.
4 .3 .6  T h e trad e-off o f hardw are-based  sy stem
Although our hardware-based implementation attains high system throughput and execution effi­
ciency, the circuit size of our implementation is large. There is a trade-off between performance and 
circuit size. To illustrate this trade-off, a Xilinx soft core CPU, MicroBlaze, was implemented in 
FPGA as a reference design of CPU based sensor node. MicroBlaze is a 32-bit soft processor with
43
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Resource Type Available Hardware-based Zigbee node
MicroBlaze CPU
Used Percent Used Percent
Slices 13312 6888 52% 1665 13%
Slice Flip-Flops 26624 3549 13% 1248 5%
4 Input LUTs 26624 12967 49% 2247 8%
Bonded IOBs 221 36 16% 81 37%
GCLKs 8 2 25% 3 38%
BRAMs 32 0 0% 16 50%
DCM-ADVs 4 1 25% 2 50%
Table 4.7: The FPGA usage comparison of hardware-based Zigbee node and MicroBlaze CPU
RISC architecture. The CPU based implementation includes a 32Kbyte RAM for Zigbee protocol 
stack and application program. The synthesis results for MicorBlaze CPU and comparison to that 
of the hardware-based Zigbee node are shown in Table 4.7
As illustrated in Table 4.7, the Zigbee implementation uses 52% of the total FGPA logical capacity 
and MicroBlaze implementation uses 13%. Since the FPGA logical capacity usage of a design is 
related to its circuit size, it is fair to say that the circuit size of hardware-based Zigbee implementation 
is about four times larger than that of the Mote style implementation with MicroBlaze CPU. The 4 
input LUTs in the tabic is related to the size of combinational logic circuit. The size of combinational 
logic circuit in hardware-based implementation is about 8 times larger than that of MicroBlaze 
system. This is because the hardware-based design has many parallel data paths, among which 
computation units arc distributed. Also, the flip flops usage in hardware-based system is higher, 
because there are more state machines in hardware-based system, and register files are used to store 
data instead of RAM.
Since just 52% of the FPGA resource is used, there is a room to implement a soft core CPU in 
our design to explore the system architecture in future. The CPU could be used either to replace 
some specific event handlers for reducing the circuit size or to  implement complex applications.
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Conclusion and Future Work
This thesis focused on the prototyping a Zigbee sensor node using FPGAs. The Zigbee sensor node 
was implemented as a hardware-based system, in order to avoid the overhead of operating system and 
interrupt handling. Therefore it is more efficient in processing event-driven tasks than widely-used 
Mote style embedded sensor nodes. The main features of the prototype are presented below.
1. Event-driven architecture: Eliminates unnecessary event-processing overhead.
2. Hardware acceleration: The system consists of hardware units designed for specific tasks to 
improve performance.
3. Parallel Distributed Computation: Allows system to respond application’s needs faster.
Two Zigbee sensor nodes were implemented and tested for functionality verification and system 
performance. The test results show that the two sensor nodes are able to function as a Zigbee 
coordinator or a Zigbee router to form a Zibgce network and communicate with each other. The 
communication within 0 to 30 meters in the indoor environment and 0 to 65 meters in the outdoor 
environment is good, where the packet error rate is below 2%. Communication within 30 to 55
45
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meters in the indoor environment and 65 to 85 meters in the outdoor environment is not that good, 
where packet error rate range from 5% to 20%. Although the quality of communication is not ideal 
in this range, the Zigbee system still functions. Beyond 55 meters in the indoor environment and 
85 meters in the outdoor environment, Zigbee network is hard to establish.
The packet error induced by inferior connection between development boards was also quantita­
tively analyzed. It is shown that in high signal to noise environment, the packet error rate induced 
by connection cables is 1%.
The execution cycle count and system throughput arc two parameters that we choose to evaluate 
the performance of the hardware-based event-driven Zigbee node. These two parameters arc able 
to quantify the system efficiency in executing specific tasks. The test results show that our system 
provides significant improvement compared to the general processor solution. The implemented 
system is about 11 times faster than Mica2, a typical general CPU-based embedded sensor system, 
in packet transmission task, and about 3~4 times faster in packet reception and packet relay. The 
system is capable of achieving 250 K bit/s throughput at 300 KHz system clock.
The performance gains in the sensor system are obtained by hardware acceleration and parallel 
computation features in our design. Based on our synthesis results, we estimate that the circuit size 
of our hardware-based system is about four time larger than a CPU-based embedded system. For 
our FPGA implementation platform, this trade-off is acceptable since only 52% of FPGA capacity 
is used in the implementation. For size constrained implementation, our design allows combining of 
several specific event handlers into a single general purpose event handler to reduce circuit size.
Future work that could follow this thesis is exploration of the sensor node design space and testing 
of different applications using the prototype nodes. The FPGA platform is a flexible medium for 
design space exploration and application development. To provide oven more flexibility, an FPGA- 
bascd soft-core CPU could be integrated inside the implemented system, so that new applications 
could be developed in software or hardware. Such a system could be used to explore the trade-off 
between flexibility and performance.
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A ppendix A
VHDL Source Code
A .l  Z igbee Package
—  SSource: z ig b e e .C o n s ta n t.p k g . vhd $
—  $R e v is io n : 1 SDate: 2007/04/10 00:58:55 S
—  d e l e t e  t h e  ” R e q ” s t a t e  i n  c o m m u n i c a t i o n . c o n t r o l .  m a s t e r
—  d e le te  the ’’Ready” s ta te  in c o m m u n ica tio n .co n tro l.s la ve
l i b r a r y  i e e e ;
u s e  i e e e . s t d . l o g i c . 1 1 6 4 .  a l l  ; 
p a c k a g e  z i g b e e - C o n s t a n t . p k g  i s
 1 I I I I I I II I I I I I+ + -H  11 I I I h i I I I I I I I I I I I I I I I I I+-H 1 1 I I I I I I I I I I I I I I I I I I I I I
— ++ CC2420 C onstant ++
 1 I I I I I I I I I I I I I I I I I I I I I I H  i I I I I I I I I I I I I I I I I I I I I I I I I I H-++-1 t i l l H  t - l I i + +
—  CC2420 Command R eg is te r  address
 1 I I I I- hi  I I I I I I l -h+l I I I I I I I I I I I I I I I I-++1I  I I I I I I I I I I I I I I h++++++++-hi-+-H~l-++
C onstant SNOP_c : S t d . l o g i c . v e c t o r  (7 downto 0) : =  ” 00000000” ;
” 0 0 ” ;
C onstant SXOSCON.c : S t d . l o g i c . v e c t o r  (7 downto 0) :=” 00000001” ;
” 01 ”;
C onstant STXCAL_c : S t d _ l o g i c _ v e c t o r  (7 downto 0) : =  ” 00000010” ; — x ”




0 2 ” ;
0 3 ”;
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C onstant STXON.C : S t  d - l o g i c - v e c t o r  (7  downto 0 ) : =  ’ 0 0 0 0 0 1 0 0 ” ; — x ”04”;
C onstant STXONCCA-c : S t d _ l o g i c _ v e c t o r ( 7  downto 0) : =  ” 0 0 0 0 0 1 0 1 ” ; — X
”0 5 ”;
C onstant S R F O F F . c  : S t d - l o g i c . v e c t o r  (7 downto 0) : = ’ 0 0 0 0 0 1 1 0 ” ; — x ”06”;
C onstant S X O S C OF F x : S t d _ l o g i c _ v c c t o r ( 7  downto 0) : =  ” 0 0 0 0 0 1 1 1  ” ; — X
”07 ”;
C onstant SFLUSHRX.c : S t d . l o g i c . v e c t o r (7  downto 0 ) : =  ” 0 0 0 0 1 0 0 0 ” ; — X
”0 8 ”;




S A C K x : S t d . l o g i c . v e c t o r  (7  downto 0) 0 0 0 0 1 0 1 0 ” ; — X ”0A
>
C onstant SACKPENDx : S t d . l o g i c . v e c t o r (7  downto 0) : = ” 0 0 0 0 1 0 1 1 ” ; -------X ” 0B
C onstant SRXDEC-C : S t d . l o g i c . v e c t o r (7 downto 0) : =  ” 0 0 0 0 1 1 0 0 ” ; — x ”0 C ” ;
C onstant STXENC-C : S t d _ l o g i c _ v e c t o r  (7 downto 0) : =  ” 0 0 0 0 1 1 0 1 ” ; — x ”0 D ” ;
C onstant S A ES . c  : S t d . l o g i c . v e c t o r (7 downto 0) : =  ” 0 0 0 0 1 1 1 0 ” ; — x ”0 E
—  CC2420 C onfigura tion  r e g is te r  address
 1 I I I I I I I I I I I I I I I 1+11 I H-h-t-l I I 1+1-1 I I I I hi I I I I I I I I I I I I
C onstant MAIN.c : s t d . l o g i c . v e c t o r ( 7 downto 0) : = ” 0 0 0 1 0 0 0 0 ” ; — X
”10 ”, Main Control R eg is te r
C onstant MDMCTRLOx : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 0 0 1 0 0 0 1 ” ; — X
”11”, Modem Control R e g is te r  0
C onstant MDMCTRLl x : s t d . l o g i c . v e c t o r ( 7 downto 0 ) : =  ” 0 0 0 1 0 0 1 0 ” ; —  X
”12 ”, Modem Control R e g is te r  1
C onstant R S S I . c : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 0 0 1 0 0 1 1 ” ; -------X
”13 ”, RSSI and CCA S ta tu s  and C ontrol r e g is te r
C onstant SYNCWORDx : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 0 0 1 0 1 0 0 ” ; — X
” 1 4 ”; S y n c h r o n i s a t i o n  w o r d  c o n t r o l  r e g i s t e r  
C onstant TXCTRL-C : s t d . l o g i c . v e c t o r  ( 7 downto 0)  : =  ” 0 0 0 1 0 1 0 1 ” ; — x ” 1 5 ”;
T r a n s m i t  C o n t r o l  R e g i s t e r  
C onstant RXCTRL0_c : s t d - l o g i c . v e c t o r  ( 7 downto 0) : =  ” 0 0 0 1 0 1 1 0 ” ; — x
” 1 6 ”; R e c e i v e  C o n t r o l  R e g i s t e r  0 
C onstant RXC T RL l . c  : s t d _ l o g i c _ v e c t o r  ( 7 downto 0) : =  ” 0 0 0 1 0 1 1 1 ” ; — x
” 1 7 ” ; R e c e i v e  C o n t r o l  R e g i s t e r  1 
C onstant F S CT R L. c  : s t d . l o g i c . v e c t o r  ( 7 downto 0) : =  ” 0 0 0 1 1 0 0 0 ” ; — x ” 1 8 ”;
F r e q u e n c y  S y n t h e s i z e r  C t r l & S t a t u s  R e g i s t e r  
C onstant SECCTRLO-c : s t d - l o g i c . v e c t o r  ( 7 downto 0) : =  ” 0 0 0 1 1 0 0 1 ” ; — x
” 1 9 ” ; S e c u r i t y  C o n t r o l  R e g i s t e r  0 
C onstant S E C C T R L l . c  : s t d . l o g i c . v e c t o r  ( 7 downto 0) : =  ” 0 0 0 1 1 0 1 0 ” ; — x ” 1A
” ; S e c u r i t y  C o n t r o l  R e g i s t e r  1 
C onstant BATTMONx : s t d . l o g i c . v e c t o r  ( 7 downto 0) : =  ” 0 0 0 1 1 0 1 1 ” ; — x ”I B
” ; B a t t e r y  M o n i t o r  C o n t r o l  a n d  S t a t u s  R e g i s t e r  
C onstant IOCFGO-C : s t d . l o g i c . v e c t o r  ( 7 downto 0) : =  ” 0 0 0 1 1 1 0 0 ” ; — x ” 1 C ” ;
I n p u t / O u t p u t  C o n t r o l  R e g i s t e r  0 
C onstant I O C F G l . c  : s t d - l o g i c . v e c t o r  ( 7 downto 0) : =  ” 0 0 0 1 1 1 0 1 ” ; — x ” I D ” ;
I n p u t / O u t p u t  C o n t r o l  R e g i s t e r  1 
C onstant MANFIDL.c : s t d . l o g i c . v e c t o r  ( 7 downto 0) : =  ” 0 0 0 1 1 1 1 0 ” ; — x ”I E
” ; M a n u f a c t u r e r  I D ,  Lo w 1 6  b i t s  
C onstant MANFIDH.C : s t d . l o g i c . v e c t o r  ( 7 downto 0) : =  ” 0 0 0 1 1 1 1 1 ” ; — x ”l F
”; M a n u f a c t u r e r  I D ,  Hi g h  1 6  b i t s
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C onstant F S M T C x  : s t d . l o g i c . v e c t o r  ( 7 downto 0)  : =  ” 0 0 1 0 0 0 0 0 ” ; — x ” 2 0 ” 
F i n i t e  S t a t e  M a c h i n e  T i me  C o n s t a n t s  
C onstant MANANDx : s t d . l o g i c . v e c t o r  ( 7 downto 0) : =  ” 0 0 1 0 0 0 0 1 ” ; — x ”2 1 ” 
M a n u a l  s i g n a l  AND o v e r r i d e  r e g i s t e r  
C onstant MANORx : s t d . l o g i c . v e c t o r  ( 7 downto 0) : =  ” 0 0 1 0 0 0 1 0 ” ; — x ” 2 2 ” 
M a n u a l  s i g n a l  OR o v e r r i d e  r e g i s t e r
C onstant AGCCTRL-C : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 0 1 0 0 0 1 1 ” ; ----X
”2 3 ”, AGC Control R eg is te r
C onstant AGCTSTO.c : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 0 1 0 0 1 0 0 ” ; — X
” 2 4 ” , AGC Test R eg is te r  0
C onstant AGCTSTl-c : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 0 1 0 0 1 0 1 ” ; — X
”2 5 ” AGC Test R e g is te r  1
C o n s t a n t AGCTST2.c : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 0 1 0 0 1 1 0 ” ; — X
”2 6 ”, AGC Test R eg is te r  2
C onstant FS TS TO. c  : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 0 1 0 0 1 1 1 ” ; -------X ”2 7
F r e q u e n c y  S y n t h e s i z e r  T e s t  R e g i s t e r 0
C onstant F S T S T l . c  : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 0 1 0 1 0 0 0 ” ; -------X ”2 8
F r e q u e n c y  S y n t h e s i z e r  T e s t  R e g i s t e r l
C onstant F STS T2 .C  : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 0 1 0 1 0 0 1 ” ; -------X ”2 9
F r e q u e n c y  S y n t h e s i z e r  T e s t  R e g i s t e r
C onstant FS TS T3 .C : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 0 1 0 1 0 1 0 ” ; -------X ”2A
F r e q u e n c y  S y n t h e s i z e r  T e s t  R e g i s t e r 3
C onstant RXBPFTST.c  : s t d . l o g i c . v e c t o r  ( 7 downto 0)  : =  ” 0 0 1 0 1 0 1 1 ” ; — x ”2B
R e c e i v e r  B a n d p a s s  F i l t e r  T e s t  R e g i s t e r
C onstant FS M ST A TE x  : s t d . l o g i c . v e c t o r  ( 7 downto 0) : =  ” 0 0 1 0 1 1 0 0 ” ; — x ' 2C
F i n i t e  S t a t e  M a c h i n e  S t a t e  S t a t u s  R e g i s t e r
C onstant A D C T S T x  : s t d . l o g i c . v e c t o r  ( 7 downto 0) : = ” 0 0 1 0 1 1 0 1 ” ; — x ’ 2 D ” ; A DC
T e s t  R e g i s t e r
C onstant D A C T S T x  : s t d . l o g i c . v e c t o r  ( 7 downto 0) : = ” 0 0 1 0 1 1 1 0 ” ; -------X  ’ 2 E  ” ; DAC
T e s t  R e g i s t e r
C onstant TOPTST.C : s t d . l o g i c . v e c t o r  ( 7 downto 0) : = ” 0 0 1 0 1 1 1 1 ” ; — x  ’ 2 F  ” ; Top
L e v e l  T e s t  R e g i s t e r
--------1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 l i  1 1 1 1 1 1 1 h - h t i  !■H -+ + +
 1- r e a d  r e g i s t e r s
-----1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 /■ 1 II  II  I I  1 hH- l H- hh+
C onstant R e a d . M A I N . c : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 1 0 1 0 0 0 0 ” ;
— x ” 1 0 ”; Ma i n  C o n t r o l  R e g i s t e r
C onstant Read-MDMCTRLO.c : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 1 0 1 0 0 0 1 ”
— x ” l l ”; Mo d e m C o n t r o l  R e g i s t e r  0
C onstant R,cad_MDMCTRLl.c : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 1 0 1 0 0 1 0 ”
— x ” 1 2 ”; Mo d e m C o n t r o l R e g i s t e r  1
C onstant R o a d . R S S I . c : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 1 0 1 0 0 1 1 ”
— x ” 1 3 ”; R S S I  a n d  CCA S t a t u s  a n d  C o n t r o l  r e g i s t e r
C onstant Re ad-SYNCWORDx : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 1 0 1 0 1 0 0 ”
— x ” 1 4 ”; S y n c h r o n i s a t i o n w o r d  c o n t r o l  r e g i s t e r
C onstant R e a d . T X C T R L . c : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 1 0 1 0 1 0 1 ”
— x ” 1 5 ”; T r a n s m i t  C o n t r o l R e g i s t e r
C onstant Re ad . RXCTRLO. c : s t d . l o g i c . v e c t o r ( 7 downto o) : =  ” 0 1 0 1 0 1 1 0 ”
— x ” 1 6 ”; R e c e i v e  C o n t r o l R e g i s t e r  0
C onstant R e a d . R X C T R L l . c : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 1 0 1 0 1 1 1 ”
— x "  1 7 ”; R e c e i v e  C o n t r o l R e g i s t e r  1
C onstant R e a d . F S C T R L . c : s t d . l o g i c . v e c t o r ( 7 downto 0) : =  ” 0 1 0 1 1 0 0 0 ”
— x ” 1 8 ”; F r e q u e n c y  S y n t h e s i z e r  C t r l & S t a t u s R e g i s t e r
52
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
A. VHDL SOURCE CODE
C onstant Re ad . SE CCT RL O. c  : s t d . l o g i c . v e c t o r  ( 
— x ” 1 9 S e c u r i t y  C o n t r o l  R e g i s t e r  0
7 downto 0) : = ” 0 1 0 1 1 0 0 1 ”
C onstant Rc ad . SECCTR.Ll_c  : s t d . l o g i c . v e c t o r  ( 
— x ” l A ”; S e c u r i t y  C o n t r o l  R e g i s t e r  1
7 downto 0) : = ” 0 1 0 1 1 0 1 0 ”
C onstant Rcad_BATTMON_c : s t d . l o g i c . v e c t o r  ( 7 downto
— x ” l B ”; B a t t e r y  M o n i t o r  C o n t r o l  a n d  S t a t u s  R e g i s t e r
0 ) : = ” 0 1 0 1 1 0 1 1 ”
C onstant R e a d . I O C F G O . c  : s t d . l o g i c . v e c t o r  ( 
— x ” 1 C ”; I n p u t / O u t p u t  C o n t r o l  R e g i s t e r  0
7 downto 0) : = ” 0 1 0 1 1 1 0 0 ”
C onstant R e a d . I O C F G l . c  : s t d . l o g i c . v e c t o r  ( 
— x ”I D ”; I n p u t / O u t p u t  C o n t r o l  R e g i s t e r  1
7 downto 0 ) : = ” 0 1 0 1 1 1 0 1 ”
C onstant R e ad . MAN FI DL . c  : s t d . l o g i c . v e c t o r  ( 
— x ”l E ”; M a n u f a c t u r e r  I D ,  L o w  1 6  b i t s
7 downto 0) : = ” 0 1 0 1 1 1 1 0 ”
C onstant Re ad . MAN FI DH .c  : s t d . l o g i c . v e c t o r  ( 
— x ”I F ” ; M a n u f a c t u r e r  I D ,  H i g h  1 6  b i t s
7 downto 0 ) : — ” 0 1 0 1 1 1 1 1 ”
C onstant R e a d . F S M T C . c  : s t d . l o g i c . v e c t o r  ( 
— x ”2 0 ”; F i n i t e  S t a t e  M a c h i n e  T i me  C o n s t a n t s
7 downto 0 ) : = ” 0 1 1 0 0 0 0 0 ”
C onstant Read_MANAND.c : s t d . l o g i c . v e c t o r  ( 
— x ”2 1 ”; M a n u a l  s i g n a l  AND o v e r r i d e  r e g i s t e r
7 downto 0 ) : = ” 0 1 1 0 0 0 0 1 ”
C onstant Read_MANOR.c : s t d . l o g i c . v e c t o r  ( 
— x ”2 2 M a n u a l  s i g n a l  OR o v e r r i d e  r e g i s t e r
7 downto 0) : = ” 0 1 1 0 0 0 1 0 ”
C onstant Read. AGCCTRL_c : s t d . l o g i c . v e c t o r  ( 
— x ” 2 3 ”; A G C  C o n t r o l  R e g i s t e r
7 downto 0 ) : = ” 0 1 1 0 0 0 1 1 ”
C onstant Rcad_AGCTSTO_c : s t d . l o g i c . v e c t o r  ( 
— x ” 2 4 ”; A G C  T e s t  R e g i s t e r  0
7 downto 0 ) : = ” 0 1 1 0 0 1 0 0 ”
C onstant R c a d . A G C T S T l . c  : s t d . l o g i c . v e c t o r  ( 
— x ” 2 5 ”; A G C  T e s t  R e g i s t e r  1
7 downto 0) : = ” 0 1 1 0 0 1 0 1 ”
C onstant R,ead_AGCTST2_c : s t d . l o g i c . v e c t o r  ( 
— x ” 2 6 ”; A G C  T e s t  R e g i s t e r  2
7 downto 0 ) : = ” 0 1 1 0 0 1 1 0 ”
C onstant R e a d . F S T S T O . c  - . s t d . l o g i c . v e c t o r  ( 
— x ”2 7 ”; F r e q u e n c y  S y n t h e s i z e r  T e s t  R e g i s t e r
7
0
downto 0 ) : = ” 0 1 1 0 0 1 1 1 ”
C onstant R e a d . F S T S T l . c  : s t d . l o g i c . v e c t o r  ( 
— x ”2 8 ”; F r e q u e n c y  S y n t h e s i z e r  T e s t  R e g i s t e r l
7 downto 0 ) : = ” 0 1 1 0 1 0 0 0 ”
C onstant Re ad _ F S T S T 2 _ c  : s t d . l o g i c . v e c t o r  ( 
— x ”2 9 ”; F r e q u e n c y  S y n t h e s i z e r  T e s t  R e g i s t e r
7
2
downto 0 ) : = ” 0 1 1 0 1 0 0 1 ”
C onstant R e a d _ F S T S T 3 . c  : s t d . l o g i c . v e c t o r  ( 
— x ”2 A ”; F r e q u e n c y  S y n t h e s i z e r  T e s t  R e g i s t e r
7
3
downto 0) : = ” 0 1 1 0 1 0 1 0 ”
C onstant R e a d . R X B P F T S T . c  : s t d . l o g i c . v e c t o r  ( 7 
— x ”2 B ”; R e c e i v e r  B a n d p a s s  F i l t e r  T e s t  R e g i s t e r
downto 0) : = ” 0 1 1 0 1 0 1 1 ”
C onstant R e ad . FS MS TA T E. c  : s t d . l o g i c . v e c t o r  ( 7 downto 
— x ”2 C ” ; F i n i t e  S t a t e  M a c h i n e  S t a t e  S t a t u s  R e g i s t e r
0) : = ” 0 1 1 0 1 1 0 0 ”
C onstant R e a d - AD C TS T . c  : s t d . l o g i c . v e c t o r  ( 
— x ”2 D ”; A D C  T e s t  R e g i s t e r
7 downto 0 ) : = ” 0 1 1 0 1 1 0 1 ”
C onstant R e a d . D A C T S T . c  : s t d . l o g i c . v e c t o r  ( 
— x ”2 E ”; D A C  T e s t  R e g i s t e r
7 downto 0 ) ; — ” 0 1 1 0 1 1 1 0 ”
C onstant R e a d . T O P T S T . c  : s t d . l o g i c . v e c t o r  ( 7 downto 0) : = ” 0 1 1 0 1 1 1 1 ”
— x ”2F”; Top Level Test R eg is te r
 1 I I I I I I I I I I I I I I I I h+ + + + + + I I I hi I I
 1- C C 24.20 F IF O  r e g i s t e r  a d d r e s s  +
 1 I I I I I I I-+ + + + + + + 1 I I I I I+ + I I I I H -++
C onstant TXFIFO.c : s t d . l o g i c . v e c t o r  ( 7 downto 0) := ” 00111110” ; — x ”3 E ”; —
T r a n s m i t  F IF O  B y t e  R e g i s t e r
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C onstant R XF I F O . c  : s t d . l o g i c . v e c t o r  ( 7 downto 0) := ”01111111” ; — x ”7 F ”; —
Read R eceiver FIFO Byte R e g is te r  
C onstant R X F I F O . a d d . c  : s t d . l o g i c . v e c t o r  ( 7 downto 0) := ” 00111111” ; — x ”3 F ”; 
—  R eceiver FIFO Byte R eg is te r
— /■■/ / / ;  F I  1 1 1 1 1 1 1 1 1  ++■/ 1111  
— +  C C 2 4 2 0  RAM  A d d r e s s  +
 I+ + + + + + + + + + -I I I h+ H  I I I 1 +
C onstant SHORTADR.MSB_MEMBank-Address.c: S t d . l o g i c . v e c t o r  (1 downto 0 ) :  =  ” 1 0” ;
— RAM BAND a d d r e s s  f o r  16— b i t  S h o r t  a d d r e s s  ,
C onstant SHORTADR-MSB-MEM_Address.c: S t d . l o g i c . v e c t o r  (6 downto 0 ) :  =  ” 1 1 0 1 0 1 1 ” ;
— x ”6 B ”RAM  a d d r e s s  f o r  16— b i t  S h o r t  a d d r e s s ,
C onstant SH ORTADR, -LSB. MEMBank- Addr es s . c : S t d . l o g i c . v e c t o r  (1 downto 0 ) :  =  ” 1 0 ” ;
— 16— b i t  S h o r t  a d d r e s s ,  f o r  a d d r e s s  r e c o g n i t i o n .
C onstant SHORTADR. LSB_MEM. Addre ss _c : S t d _ l o g i c . v e c t o r ( 6  downto 0 ) :  =  ” 1 1 0 1 0 1 0 ” ;
— x ”6 A ”; 16— b i t  S h o r t  a d d r e s s  
C onstant P A N I D . M S B . M E M B a n k . A d d r e s s . c  : S t  d . l o g i c . v e c t  o r  (1 downto 0)  : =  ” 1 0 ” ; —  
16— b i t  P A N  i d e n t i f i e r  , f o r  a d d r e s s  r e c o g n i t i o n .
C onstant PANID_MSB_MEM_Address.c : S td  . log ic  . v e c to r  (6 downto 0) -. =  ” 1101001” ; —  x 
”6 9 ”; 1 6 — b i t  P A N  i d e n t i f i e r  .
C onstant P A N I D . L S B . M E M B a n k . A d d r e s s . c : S t d . l o g i c . v e c t o r  (1 downto 0 ) :  =  ” 1 0 ” ; —  
16— b i t  P A N  i d e n t i f i e r  , f o r  a d d r e s s  r e c o g n i t i o n .
C onstant P A N I D . L S B . M E M . A d d r e s s . c : S t d . l o g i c . v e c t o r  (6 downto 0) : =  ” 1 1 0 1 0 0 0 ” ;
—  x ” 6 8 ” ; — 16—b i t  P A N  i d e n t i f i e r
C onstant I E E E a d d r . M S B . M E M B a n k . A d d r e s s . c : S t d . l o g i c . v e c t o r  (1 downto 0 ) :  =  ” 1 0 ” ;
— RAM  BAND a d d r e s s  f o r  64— b i t  IE E E  a d d r e s s  
C onstant I E E E a d d r . M S B . M E M . A d d r e s s . c  : S t d . l o g i c . v e c t o r  (6 downto 0) : =  ” 1 1 0 0 1 1 1 ” ;
— x ”6 7 ”RAM  a d d r e s s  f o r  16— b i t  S h o r t  a d d r e s s ,
C onstant I E E E a d d r _ 2 n d B _ M E M B a n k . A d d r e s s . c  : S t d . l o g i c . v e c t o r  (1 downto 0)  1 0 ” ;
— RAM  BAND a d d r e s s  f o r  64— b i t  IE E E  a d d r e s s  
C onstant I E E E a d d r . 2 n d B . M E M . A d d r e s s . c  : S t d . l o g i c . v e c t o r  (6 downto 0) : =  ” 1 1 0 0 1 1 0 ” ;
— x ”6 6 ”RAM  a d d r e s s  f o r  16— b i t  S h o r t  a d d r e s s ,
C onstant I E E E a d d r _ 3 t h B - M E M B a n k . A d d r c s s . c : S t d . l o g i c . v e c t o r  (1 downto 0 ) : = ” 1 0” ;
— RAM  BAND a d d r e s s  f o r  64— b i t  IE E E  a d d r e s s  
C onstant I E E E a d d r _ 3 t h B . M E M _ A d d r e s s _ c  : S t d . l o g i c . v e c t o r  (6 downto 0 ) :  =  ” 1 1 0 0 1 0 1 ” ;
— x ”6 5 ”RAM  a d d r e s s  f o r  16— b i t  S h o r t  a d d r e s s ,
C onstant I E E E a d d r _ 4 t h B . M E M B a n k . A d d r e s s _ c : S t d . l o g i c . v e c t o r  (1 downto 0 ) :  =  ” 1 0” ;
— RAM BAND a d d r e s s  f o r  64— b i t  IE E E  a d d r e s s  
C onstant I E E E a d d r . 4 t h B _ M E M _ A d d r e s s _ c  : S t d . l o g i c . v e c t o r  (6 downto 0) : =  ” 1 1 0 0 1 0 0 ” ;
— x ”64”RAM a d d r e s s  f o r  16— b i t  S h o r t  a d d r e s s ,
C onstant I E E E a d d r . 5 t h B _ M E M B a n k . A d d r e s s _ c : S t d . l o g i c . v e c t o r  (1 downto 0 ) :  =  ” 1 0 ” ;
— RAM  BAND a d d r e s s  f o r  64— b i t  IE E E  a d d r e s s  
C onstant I E E E a d d r . 5 t h B . M E M . A d d r e s s . c  : S t d . l o g i c . v e c t o r  (6 downto 0) : =  ” 1 1 0 0 0 1 1 ” ;
— x ”6 3 ”RAM  a d d r e s s  f o r  16— b i t  S h o r t  a d d r e s s  ,
C onstant I E E E a d d r _ 6 t h B . M E M B a n k _ A d d r e s s . c : S t d . l o g i c . v e c t o r  (1 downto 0 ) :  =  ” 1 0 ” ;
— RAM  BAND a d d r e s s  f o r  64 — b i t  IE E E  a d d r e s s  
C onstan t I E E E a d d r . 6 t h B . M E M _ A d d r e s s . c  : S t d . l o g i c . v e c t o r  (6  downto 0)  : = ” 1 1 0 0 0 1 0 ” ;
— x ” 6 2 ”RAM  a d d r e s s  f o r  16— b i t  S h o r t  a d d r e s s ,
C onstant I E E E a d d r . 7 t h B . M E M B a n k . A d d r e s s _ c : S t d . l o g i c . v e c t o r  (1 downto 0 ) :  =  ” 1 0 ” ;
— RAM  BAND a d d r e s s  f o r  64— b i t  IE E E  a d d r e s s  
C onstant I E E E a d d r . 7 t h B . M E M _ A d d r e s s . c  : S t d . l o g i c . v e c t o r  (6 downto 0)  : =  ” 1 1 0 0 0 0 1 ” ;
— x ” 6 1 ”RAM a d d r e s s  f o r  16— b i t  S h o r t  a d d r e s s ,
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C onstant I E E E a d d r . L S B . M E M B a n k . A d d r e s s . c  : S t d . l o g i c . v e c t o r (1 downto 0 ) :  =  ” 1 0 ” ;
— RAM  BAND a d d r e s s  f o r  64— b i t  IE E E  a d d r e s s  
C onstant I E E E a d d r . L S B . M E M . A d d r e s s . c : S t d . l o g i c . v e c t o r (6 downto 0) : =  ” 1 1 0 0 0 0 0 "  ; 
— x ”6 0 ”RAM  a d d r e s s  f o r  16— b i t  S h o r t  a d d r e s s ,
 1 I I I I I I I I I I I I I I I I I  I I I I I I I I I
—  TR X  u n i t  C o n s t a n t
 h+-H -+++++++i / I I f -h+ I I  I I I I I I
co n sta n t  M i n P a c k c t L e n g t h _ c  : n a t u r a l  : =  5;
—  U s e d  f o r  c h e c k  i f  r e c e i v e  p a c k a c t  i s  c o r r e c t  l e n g t h ;  s h o r t e s t  f r a m e  i s  a c k  
f r a m e  i s  5;
co n sta n t M a x F I F O S i z e . c  : n a t u r a l  : =  125;
—  t h e  Ma x  FIFO  in  C C 2 4 2 0 , i t  a l s o  t h e  MA X l e n g t h  o f  a f r a m e ;
co n sta n t D a t a . l e n . g . c  n a t u r a l  : =  8;
—  t h e  s i z e  o f  d a t a - p a t h
co n sta n t C o u n t . f o r . l M S . c  : n a t u r a l : =  4 8 0 0 ;  —  s e t  t o  1 0  f o r  s i m u l a t i o n
—  c o n s t a n t  C o u n t . f o r . l M S . c  : n a t u r a l : =  s y s t e m . F r e q u e n c y / 1 0 0 0 ;
; / / / ■ / 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  ++ n i t- 
++ MAC Command id e n t i f i e r  con sta n t +++ 




M A C . A s s o c i a t e . r e q . c : S t d . l o g i c . v e c t o r (7 downto 0) : =  ” 00000001” ; —
C onstant
x 0 2
M A C  _ A s s o c i a t e  . r c s p . c : S t d . l o g i c . v e c t o r (7 downto 0) ■. =  ” 00000010” ; —
C onstant
xO 7
M A C  . B e a c o n . r e q . c : S t d . l o g i c . v e c t o r (7 downto 0) : =  ” 00000111” ; —
C onstant
xOA
M A C . b c a c o n . r e c e i v e . c  
e I f .  d e f i ne
: S t  d - l o g  ic  _ v e c  t  o r  ( 7 downto 0) : =  ” 00001010” ; —
C o n s t a n t  M A C . A C K . r c c e i v e . c  
xOB s e l f . d e f i n e
—  from NWK
: S t d . l o g i c . v e c t o r (7 downto 0) : =  ” 00001011” ; —
C onstant
xOB
M A C . r e s e t . c : S t d . l o g i c . v e c t o r (7 downto 0) : =  ” 00001011” ; —
C onstant
xOC
M A C  .j  o i n . n e t  w o r k . c : S t d . l o g i c . v e c t o r (7 downto 0) : =  ” 00001100” ; —
C onstant
xOD
M A C . s e a r c h . n e t w o r k . c : S t d . l o g i c . v e c t o r (7 downto 0 ) : =  ” 00001101” ; —
C onstant
xOE
M A C - s e n d - N W K d a t a . c : S t d . l o g i c . v e c t o r (7 downto 0) : =  ” 00001110” ; —
C onstant
xOF
M A C - S t a r t - N W K . c : S t d . l o g i c . v e c t o r (7 downto 0) : = ” 00001111” ; —
— I I I I I I 1 1 1 1 1  I 111  I 11 I 11 111 111-+++ +-I + 1 I  I I
 + + N W K  C om m and i d e n t i f i e r  c o n s t a n t  + +
 1 I I I I I I I I I I I I I I -H -+++ + -H  I I t A I I I I I I I I
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—  from Pars
C onstant N W K . R o u t e . r e q . c  : S t d . l o g i c . v e c t o r  (7  downto 0) : =  ” 0 0 0 0 0 0 0 1 ” ; —
xOl
C onstant N W K . R o u t e . r c p l y . c  : S t d . l o g i c . v e c t o r  (7  downto 0) : =  ” 0 0 0 0 0 0 1 0 ” ; —
x02
C onstant N W K . R o u t e . e r r o r . c  : S t d . l o g i c . v e c t o r  (7 downto 0) : =  ” 0 0 0 0 0 0 1 1  ” ; —  
x03
—  from MAC
C onstant N W K . A s s o c i a t e . C o n f i r m . c  : S t d . l o g i c . v e c t o r  (7  downto 0) : =  ” 0 0 0 0 0 1 0 0 ” ; —
x 04
C onstant N W K . S e n d D a t a . C o n f i r m . c  : S t d . l o g i c . v e c t o r  (7  downto 0)  : =  ” 0 0 0 0 0 1 0 1 ”
; —  x 0 5
C onstant N W K . b e a c o n . r e c e i v e . c  : S t d . l o g i c . v e c t o r  (7  downto 0) : =  ” 0 0 0 0 0 1 1 0 ” ; —
x 0 6
C onstant N W K . S t a r t . C o n f i r m . c  : S t d . l o g i c . v e c t o r  (7  downto 0) : =  ” 0 0 0 0 0 1 1 1 ” ; —
x.0 7
 H - I I -+ + -I I I I I I I I I I I I  I I I I  I + + + + + - 1 I I I h +
 H-  NW K i n f o r m a t i o n  c o n s t a n t  + +
 / / / I - + + -I I I I I I I H  I I I  I I I I  I + + I I I I I  I I I I
C onstant N W K i n f o . n o t . i n . n e t o w r k . c  : S t d . l o g i c . v e c t o r  (7  downto 0) : =  ”
0 0 0 0 0 0 0 1 ” ; — xOl
C onstant N W K i n f o . j o i n . n e t w o r k . s u c c e s s . c  : S t d . l o g i c . v e c t o r  (7  downto 0)
: = ” 0 0 0 0 0 0 1 0 ” ; — x 0 2
C onstant N W K i n f o . i n v a l i d . r e q . c  : S t d . l o g i c . v e c t o r  (7  downto 0)
: = ” 0 0 0 00 01 1 ” ; — xOS 
C onstant N W K i n f o . n o . n w k . a v a i l a b l e . c  : S t d . l o g i c . v e c t o r  (7  downto 0) : =  ”
0 0 0 0 0 1 0 0 ” ; — x 04
C onstant N W K i n f o . j o i n . n e t w o r k . u n s u c c e s s . c  : S t d . l o g i c . v e c t o r  (7  downto 0)  : =  ” 
0 0 0 0 0 1 0 1 ” ; — xOS
C onstant N W K i n f o . S t a r t . n e t w o r k . s u c c e s s . c  : S t d . l o g i c . v e c t o r  (7 downto 0)  : =  ” 
0 0 0 0 0 1 1 0 ”  ; — x06
C onstant N W K i n f o . n e w . n e t w o r k . f o u n d . c  : S t d . l o g i c . v e c t o r  (7 downto 0)
: = ” 0 0 0 0 0 1 1 1 ” ; — x O l
C onstant N W K i n f o . n e w . N e i g h b o r . f o u n d . c  : S t d . l o g i c . v e c t o r  (7 downto 0)
: = ” 0 0 0 0 1 0 0 0 ” ; — x08
 1 I I I I I I I I I I I I I I I I I I I I I I + + hI  7 I +++++
— + +  t e s t . b e n c h  c o n s t a n t  + +
 1 I I I I I I I I I  I I I H --1-1 I I I i I / +++-H I I I I H -
co n sta n t p c r i o d . c  : t i m e  : =  400 n s ; — 2 . 5  M HZ  f r e q u e n c y
 1 I I H - + h !  I I I I I H - + + + + + I I l  +  l  I I I I I I I  h h
 t +  c o m m u n ic a t io n  t y p e  c o n s t a n t  + +
I  I I l - h h h t - 1 I I I I I I I  I I I I  I I I + + + -H I  I I I I h +
Constant i d l e : S t  d - l o g i  c _ v e c  t  o r  ( 1 downto 0) : —” 0 0 ” j — x O O
C onstant s e n d l : S t d . l o g i c . v e c t o r  (1 downto 0) : =  ” 01 ” ; —  xOO
C onstant s e n d 2 : S t d . l o g i c . v e c t o r  (1 downto 0) : = ” 1 0 ” ; — xOO
C onstant r e c e i v e l : S t d . l o g i c . v e c t o r (1 downto 0) : =  ” 01 ” ; — xOO
C onstant r c c e i v e 2 : S t d . l o g i c . v e c t o r (1 downto 0) : = ” 1 0 ” ; — xOO
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en d ;—  p a c k a g e ;  —  z i g b e e . C o n s t a n t - p k g  ;
—  $ S o u r c e :  z i g b e e - t y p e - p k g  . v h d  $
—  SRevi s ion:  1 $Date: 2007/04/10 00:58:55 $
—  d e l e t e  t h e  ”R e q ” s t a t e  i n  c o m m u n i c a t i o n - c o n t r o l - m a s t e r
—  delete the ’’Ready” s t a t e  in communi cat i on-cont ro l - s l ave
l ib r a r y  i c c c  ;
use i e e e  . s t d . l o g i c . l  1 6 4  . a l l  ;
package z i g b e e . t y p e . p k g  is
su b typ e C o m m u n i c a t i o n . c o n t r o l . M a s t e r . t y p e  is  s t d . l o g i c . v e c t o r  (1 downto 0) ; 
su b typ e C o m m u n i c a t i o n . c o n t r o l . S l a v e . t y p e  is  s t d . l o g i c . v e c t o r  (1 downto 0 ) ;
end; —  package z i g b e e . t y p e - p k g ;
A .2 Z igbee Top M od u le
—  $ S o u r c e :  Z i g b e e N o d e . v h d  $
—  SRevi s ion:  $
—  S D a t e : 2 0 0 7 / 0 5 / 2 9  0 0 : 5 8 : 5 5  $
—  f u n c t i o n  descr i p t i on  :
—  T h i s  VHDL f i l e  d e f i n e s  t h e  t o p  m o d u l e  o f  Z i g b e e  d e v i c e .  A l l  f u n c t i o n a l
—  uni t s  are ins tanced as components and connected t o g e t h e r . The i n t e r f a c e s
—  o f  Z i g b e e  d e v i c e  a r e  c a t a l o g e d  t h r e e  t y p e :  s y s t e m  i n t e r f a c e  , d i s p l a y
—  i n t e r f a c e  and C C 2 4 2 0  i n t e r f a c e .
l i b r a r y  i e e e  ;
l i b r a r y  Z i g b c e L i b ;
u s e  i e e e  . s t d . l o g i c . l  1 6 4  . a l l  ;
u s e  i e e e  . n u m e r i c . s t d  . a l l  ;
u s e  Z i g b e e L i b . z i g b c e . c o n s t a n t . p k g  . a l l  ;
u s e  Z i g b e e L i b  . z i g b e e . t y p e . p k g  . a l l  ;
e n t i t y  Z i g b e e N o d e  i s  
p o r t  (
— ** system i n t e r f ace
c l o c k . 4 8 M H z  : i n  s t d . l o g i c  ; 
r e s e t  : i n  s t d . l o g i c  ;
—  ** d i s p l a y  i n t e r f a c e
L C D l . o u t :  o u t  s t d . l o g i c . v e c t o r  (7 d o w n t o  0 ) ;
L C D 2 . o u t : o u t  s t d . l o g i c . v e c t o r  (7 d o w n t o  0 ) ;
L E D O . o u t : o u t  s t d . l o g i c ;
L E D l . o u t :  o u t  s t d - l o g i c ;
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L E D 2 _ o u t :  out s t d . l o g i c ;  
L E D 3 _ o u t : out s t d - l o g i c ;  
L E D 4 _ o u t :  out s t d . l o g i c ;  
L E D 5 _ o u t :  out s t d . l o g i c ;  
L E D 6 . o u t : out s t d - l o g i c ;  
L E D 7 _ o u t : out s t d . l o g i c ;
— ** CC2420 in t e r f ace
SO: out s t d . l o g i c ;
SI  : in  s t d - l o g i c  ; 
SCLK: out s t d - l o g i c ;  
CSn:  out s t d . l o g i c ;
F I F O :  in  s t d . l o g i c ;  
F I F OP :  in  s t d - l o g i c ;  
CCA: in  s t d - l o g i c ;  
SFD:  in  s t d . l o g i c ;
V r c g . E N : out s t d . l o g i c ;  
R c s c t n . o u t  : out s t d . l o g i c  
) ;
end Z i g b e e N o d e ;
a r c h ite c tu r e  s t r u c t u r a l  o f  Z i g b e e N o d e  is  
CCMFCSNENr C l o c k M o d u l c
p o r t ;
CL KI N. I N : IN  s t d . l o g i c ;
R S T . I N  : IN  s t d - l o g i c  ;
CLKDV.OUT : OUT s t d - l o g i c ;  
C L KI NJ BUF G. OUT  : OUT s t d . l o g i c ;  
CLKO.OUT : OUT s t d - l o g i c ;  
LOCKED.OUT : OUT s t d . l o g i c  
) ;
END (XMFQNENT;
— ** Define components **
component T X . R X . C o n t r o l . U n i t
p ort (
c l o c k  : in  s t d . l o g i c  ; 
r e s c t n  : in  s t d - l o g i c ;
D a t a . t o . p a r s i n g . o u t  : out s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
c o m m u n i c a t i o n . c o n t r o l . t o . p a r s i n g . o u t  : out 
c o m m u n i c a t i o n . c o n t r o l - M a s t e r - t y p e ;  
c o m m u n i c a t i o n . c o n t r o l - t o . p a r s i n g - i n  : in c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e
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D a t a . f r o m . F r a m e . i n  : in  s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
c o m m u n i c a t i o n . c o n t r o l . f r o m . F r a m e . i n  : in  
c o m m u n i c a t i o n . c o n t r o l . m a s t e r . t y p e ;  
c o m m u n i c a t i o n . c o n t r o l . f r o m _ F r a m G . o u t  : out 
c o m m u n i c a t i o n . c o n t r o l  . s l a v e - t y p e ;
D a t a . f r o m . M A C . i n : in  s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;
C o m m u n i c a t i o n . c o n t r o l . f r o m . M A C . i n  : in C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e  ; 
c o m m u n i c a t i o n . c o n t r o l _ f r o m _ M A C . o u t  : out c o m m u n i c a t i o n _ c o n t r o l . s l a v c . t y p c
J
D a t a . t o . M A C . o u t : out s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;
C o m m u n i c a t i o n . C o n t r o l . t o . M A C . o u t : out C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p o  ; 
C o m m u n i c a t i o n . c o n t r o l . t o . M A C . i n  : in  c o m m u n i c a t i o n . c o n t r o l . s l a v c . t y p e  ;
SO: out s t d . l o g i c ;
SI : i n  s t d . l o g i c  ;
SCLK: out s t d . l o g i c ;
CSn:  out s t d . l o g i c ;
F IF O:  in  s t d . l o g i c  ;
F I F O P :  in  s t d - l o g i c  ;
OCA: in  s t d - l o g i c ;
S F D : in  s t d . l o g i c ;
— ** t e s t  p o r t s  d e f i n i t i o n
L E D O . R e c e i v e . R X F I F O . B c g i n : out s t d - l o g i c ;
L E D l . R e c e i v e . R X F I F O . C o m p l e t e  : out s t d . l o g i c ;
L E D 2 . A c c e s s . T X F I F 0 : out s t d . l o g i c ;
L E D 3 _ S e n d . C o m m a n d - C o m p l e t e  : out s t d . l o g i c ;
L E D 4 _ C C A . C l c a r : out s t d . l o g i c ;
L E D 5 _ D o n e . S c n d _ P a c k e t : out s t d . l o g i c ;
L E D 6 _ s e n t . C o m m a n d _ b e g i n : out s t d - l o g i c ;
L E D 7 - S c n d . C o m m a n d _ C o m p l e t e :  out s t d . l o g i c  
— ** end of  t e s t  port  d e f i n i t i o n
) ;
end com ponent;
component F r a m e . U n i t  
p ort (
c l o c k  : in  s t d . l o g i c  ;
r e s c t n  : in  s t d - l o g i c ;
F r o m P a r s . i n  : in  s t d . l o g i c . v e c t o r  ( 7 downto 0); 
F r o m P a r s . C t r l . M S . i n  : in  C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e  ; 
F r o m P a r s . C t r l . S l . o u t  : out c o m m u n i c a t i o n . c o n t r o l . s l a v c . t y p c  ;
F r o m M A C J n :  in  s t d . l o g i c . v e c t o r  ( 7 downto 0) ; 
F r o m M A C - C t r l - M S - i n : in  C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e  ;
F r o m M A C _ C t r l . S l . o u t :  out c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
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T o T R X . o u t :  Out s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
T o T R X . C t r l _ M S . o u t :  out C o m m u n i c a t i o n _ C o n t r o l _ m a s t e r _ t y p e  ; 
T o T R X _ C t r l _ S l _ i n : in  c o m m u n i c a t i o n _ c o n t r o l . s l a v e . t y p e ;
F r o m N W K J n :  in  s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
F r o m N W K . C t r l . M S . i n : in  C o m m u n i c a t i o n . C o n t r o l . m a s t c r . t y p e  ; 
F r o m N W K . C t r l . S l . o u t : out c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y  p e  ;
ToNWK. ou t :  Out s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
T o N W K . C t r l _ M S . o u t :  out C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e  ; 
T o N W K . C t r l _ S l . i n  : in  c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
NWK. PANID_H. in :  in s t d . l o g i c . v e c t o r  ( 7 downto 0) ; 
NWK. PANI D. L_i n:  in  s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
N W K . s h o r t A d d r . H . i n : in  s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
N W K . s h o r t A d d r . L _ i n :  in  s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;
—  ** t e s t  por t s  d e f i n i t i o n
L E D O . P a r s . R e c e i v c : out s t d . l o g i c ;
L E D l . M A C . R e c e i v e : out s t d - l o g i c ;
L E D 2 . r e c e i v e . C o m p l e t e  : out s t d . l o g i c ;  
L E D 3 . S o n d . R o u t i n g . R e q :  out s t d . l o g i c ;  
L E D 4 _ R o u t i n g I n f o _ R e c e i v e  : out s t d - l o g i c ;
L E D 5 . R o u t i n g . F i n i s h  : out s t d . l o g i c ;
L E D 6 . F r a m e _ B e g i n . s e n d :  out s t d - l o g i c ;  
L E D 7 _ F r a m e S e n t _ C o m p l e t e : out s t d . l o g i c
—  ** end of  t e s t  port s  d e f i n i t i o n
);
end component; —  F ra m e .u n it;
component p a r s i n g . U n i t  
p ort (
c l o c k  : in  s t d - l o g i c ;
R e s e t n  : in  s t d . l o g i c  ;
F r o m T R X . D a t a . i n : in  s t d . l o g i c . v e c t o r  (7 downto 0 ) ;  
F r o m T R X - C o n t r o l . M S - i n  : in  c o m m u n i c a t i o n . c o n t r o l . m a s t c r . t y p e  ; 
F r o m T R X . c o n t r o l . S L . o u t  : out c o m m u n i c a t i o n . C o n t r o l . S L a v c . t y p e  ;
t o M A C . D a t a . o u t : out s t d . l o g i c . v e c t o r  (7  downto 0 ) ;  
t o M A C . c o n t r o l _ M S . o u t :  out c o m m u n i c a t i o n . c o n t r o l . m a s t e r . t y p e  ; 
t o M A C . c o n t r o l . S L . i n  : in  c o m m u n i c a t i o n . C o n t r o l . S L a v e . t y p e  ;
t o N W K . D a t a . o u t : out s t d . l o g i c . v e c t o r  (7  downto 0 ) ;  
t o N W K . c o n t r o l . M S . o u t : out c o m m u n i c a t i o n . c o n t r o l . m a s t e r . t y p e  ; 
t o N W K . c o n t r o l . S L . i n  : in  c o m m u n i c a t i o n . C o n t r o l . S L a v e . t y p e  ;
t o A P S . D a t a . o u t  : out s t d . l o g i c . v e c t o r  (7 downto 0 ) ;  
t o A P S . c o n t r o l . M S . o u t  : out c o m m u n i c a t i o n . c o n t r o l . m a s t e r . t y p e  ; 
t o A P S . c o n t r o l _ S L . i n  : in  c o m m u n i c a t i o n . c o n t r o l . s l a v c . t y p e  ;
t o F r a m e . D a t a . o u t  : out s t d . l o g i c . v e c t o r  (7 downto 0 ) ;
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t o F r a m e . c o n t r o l _ M S . o u t  : out c o m m u n i c a t i o n . c o n t r o l . m a s t e r . t y p e  ; 
t o F r a m e . c o n t r o l . S L . i n  : in  c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
N W K . s h o r t A d d r . H . i n : in  s t d . l o g i c . v e c t o r  ( 7 downto 0); 
N W K . s h o r t A d d r . L _ i n :  in  s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;
— ** t e s t  por t s  d e f i n i t i o n
L E D O . R e c e i v c . T R X : out s t d . l o g i c ;
L E D l . P a r s .  C o m p l e t e : out s t d - l o g i c ;
L B D 2 . B e a c o n . r e a d :  out s t d . l o g i c ;
L E D 3 _ A P S D a t a . R e c c i v c  : out s t d - l o g i c  ;
L E D 4 . M A C C o m m a n d . R e c e i v e : out s t d . l o g i c  ;
L E D 5 . P a r s i n g . D o n e :  ou t s t d . l o g i c ;
L E D 6 . P a r s i n g . r e s u l t . s e n t  : out s t d . l o g i c  ;
L E D 7 . P a r s i n g . a l l . d o n e :  out s t d . l o g i c  
— ** end of  t e s t  por t s  d e f i n i t i o n  
) ;
end component; —  p a r s i n g . u n i t ;
component ZigbeeMAC
g en e r ic  ( z i g b e e N o d e l D  : i n t e g e r :  =  l ) ;  
p ort (
c l o c k  : in  s t d - l o g i c ;
r e s e t n  : in  s t d . l o g i c  ;
F r o m T R X - i n :  in  s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
F r o m T R X . C t r l . M S . i n  : in  C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e  ; 
F r o m T R X . C t r l . S l . o u t : out c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p c  ;
T o T R X . o u t : Out s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
T o T R X . C t r l . M S . o u t : out C o m m u n i c a t i o n . c o n t r o l . m a s t e r . t y p e  ; 
T o T R X . C t r l . S l . i n : in  c o m m u n i c a t i o n . c o n t r o l _ s l a v c . t y p e ;
F r o m N W K J n :  in  s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
F r o m N W K . C t r l . M S . i n  : in  C o m m u n i c a t i o n . C o n t r o l . m a s t c r . t y p e  ; 
F r o m N W K . C t r l . S l . o u t  : out c o m m u n i c a t i o n . c o n t r o l . s l a v c . t y p e  ;
T oNWK_o ut : Out s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ; 
T o N W K . C t r l . M S . o u t : out C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e  ; 
T o N W K . C t r l - S l . i n : in  c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
T o F r a m e . o u t :  Out s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
T o F r a m c _ C t r l . M S . o u t  : out C o m m u n i c a t i o n . c o n t r o l . m a s t e r - t y p e  ; 
T o F r a m e . C t r l _ S l . i n :  in  c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
F r o m P a r s . i n :  in  s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
F r o m P a r s . C t r l . M S . i n  : in  C o m m u n i c a t i o n . C o n t r o l - m a s t e r . t y p e  ;
F r o m P a r s . C t r l . S l . o u t  : out c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
N W KJ P AN I D - H. o u t : out s t d . l o g i c . v e c t o r  ( 7 downto 0) ; 
NWK. PANID_L. ou t :  out s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
N W K . s h o r t A d d r . H . o u t : out s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;
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N W K . s h o r t A d d r . L . o u t : out s t d - l o g i c . v e c t o r  ( 7 downto 0 ) ;  
N W K . P a r e n t . s h o r t a d d r . H . o u t  : out s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
N W K . P a r e n t _ s h o r t a d d r _ L . o u t :  out s t d . l o g i c . v e c t o r  ( 7 downto 0)  ;
N W K D e p t h . o u t : out s t d . l o g i c . v e c t o r  (1 downto 0 ) ;
— ** t e s t  p o r t s  d e f i n i t i i o n
L E D 0 _ C C 2 4 2 0 _ O S C _ S t a b l e : out s t d . l o g i c ;
L E D  1 _ i n i t i a l - C C 2 4 2 0 .  C o m p l e t e  : out s t d . l o g i c ;  
L E D 2 _ R e c e i v e . P a r s I n f o _ c o m p l e t e  : out s t d . l o g i c ;  
L E D S . R e c e i v e . N W K I n f o . c o m p l c t e : out s t d . l o g i c ;  
L E D 4 - A s s o c i a t e - R e q . P r o c e s s _ C o m p l e t e : out s t d . l o g i c ;  
L E D 5 - A s s o c i a t e _ R e s p . P r o c e s s _ C o m p l e t e  : out s t d - l o g i c ;  
L E D 6 . T o C C 2 4 2 0 . C o m p l e t e : out s t d . l o g i c ;
L E D 7 . T o F r a m e . C o m p l e t e : out s t d . l o g i c ;
— ** e n d  o f  t e s t  p o r t s  d e f i n i t i o n
M A C . s t a t e . o u t : out s t d . l o g i c ;
M S . F l a g . o u t : out s t d - l o g i c  
) ;
end component; —  Z i g b e e M A C ;
component ZigbeeNWK 
port (
c l o c k  : in  s t d - l o g i c  ;
r e s e t n  : in  s t d - l o g i c  ;
Fr omMAC- in :  in  s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
F r o m M A C . C t r l . M S . i n  : in  C o m m u n i c a t i o n . C o n t r o l - m a s t e r . t y p e  ; 
F r o m M A C . C t r l . S l . o u t  : out c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p c  ;
T o MA C. o u t :  Out s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
T o M A C . C t r l . M S . o u t : out C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e  ; 
T o M A C . C t r l . S l . i n  : in  c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
F r o m A P S . i n :  in  s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
F r o m A P S . C t r l . M S . i n : in  C o m m u n i c a t i o n _ C o n t r o l . m a s t e r . t y p e ;  
F r o m A P S . C t r l . S l . o u t  : out c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
T oFram e.out: Out s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
T o F r a m e . C t r l . M S . o u t  : out C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e  ; 
T o F r a m c - C t r l . S l - i n  : in  c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
F r o m F r a m e . i n : in  s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
F r o m F r a m e _ C t r l . M S . i n  : in  C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e  ; 
F r o m F r a m e . C t r l . S l . o u t  : out c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
F r o m P a r s . i n : in  s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
F r o m P a r s . C t r l . M S . i n : in  C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p c  ; 
F r o m P a r s . C t r l . S l . o u t  : out c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
NWK . PA N ID _H . in : in s t d . l o g i c . v e c t o r  ( 7 downto 0) ;
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N W K - P A N I D . L . i n : in s t d . l o g i c _ v e c t o r  ( 7 downto 0 ) ;  
N W K - s h o r t A d d r _ H _ i n : in s t d _ l o g i c _ v e c t o r  ( 7 downto 0 ) ;  
N W K . s h o r t A d d r _ L . i n :  in s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;  
N W K . P a r e n t . s h o r t a d d r . H . i n : in s t d . l o g i c . v e c t o r  ( 7 downto 0)  ; 
N W K . P a r e n t . s h o r t a d d r . L . i n  : in s t d . l o g i c . v e c t o r  ( 7 downto 0) ;
N W K D e p t h . i n : in s t d . L o g i c . v e c t o r  (1 downto 0 ) ;
M A C . s t a t c . i n  : in s t d . l o g i c  ;
M S . F l a g . i n :  in s t d . l o g i c  ;
L C D l . o u t :  out s t d . l o g i c . v e c t o r  (7  downto 0 ) ;
L C D 2 . o u t : out s t d . l o g i c . v e c t o r  (7  downto 0 ) ;
— ** t e s t  p o r t s  d e f i n i t i o n
L E D O . S e a r c h . N e t w o r k  : out s t d . l o g i c  ;
L E D l . N e t w o r k . f o u n d : out s t d . l o g i c ;
L E D 2 . N e t w o r k . j o i n :  out s t d . l o g i c ;
L E D 3 . W o r k . a s _ c o o r d i n a t o r  : out s t d . l o g i c ;  
L E D 4 _ R , o u t i n g I n f o . S e n t :  out s t d . l o g i c ;
LED5. N W K . d a t a .  r e ce ive  : out s t d . l o g i c ;
L E D 6 . N W K . d a t a . s c n t :  out s t d . l o g i c ;
L E D 7 . T i m e P a c k e . s e n t :  out s t d . l o g i c
—  ** e n d  o f  t e s t  p o r t s  d e f i n i t i o n
) ;
end component; —  Z i g b e e M A C ;
—  ** D e f i n e  c o n n e c t i o n  w i r e s  **
—  *  * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
s ig n a l  F r o m M A C . T o F r a m e . D a t a : s t d . l o g i c . v e c t o r  ( 7 downto 0);
s ig n a l  F r o m M A C . T o F r a m e . C t r l . M S : C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e ;
s ig n a l  F r o m M A C _ T o F r a m c . C t r l . S l :  c o m m u n i c a t i o n . c o n t r o l . s l a v c . t y p e  ;
s ig n a l  F r om MA C. To TRX. Da ta :  s t d . l o g i c . v e c t o r  ( 7 downto 0);
s ig n a l  F r o m M A C . T o T R X . C t r l . M S :  C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p c  ;
s ig n a l  F r o m M A C . T o T R X . C t r l . S l : c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
s ig n a l  FromMAC.ToNWKJData:  s t d . l o g i c . v e c t o r  ( 7 downto 0);
s ig n a l  Fr o m M A C . T o N W K . C t r L M S : C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e  ;
s ig n a l  F r o m M A C _ T o N W K . C t r l . S l :  c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p c ;
s ig n a l  F r o m F r a m e . T o T R X . D a t a : s t d . l o g i c . v e c t o r  ( 7 downto 0);
s ig n a l  F r o m F r a m e . T o T R X . C t r l . M S : C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e  ;
s ig n a l  F r o m F r a m c . T o T R X _ C t r l . S l :  c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y  p c  ;
s ig n a l  F r o m F r a m e . T o N W K . D a t a : s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;
s ig n a l  F r o m F r a m e . T o N W K . C t r l . M S : C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p c  ;
s ig n a l  F r o m F r a m c . T o N W K . C t r l . S l : c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y  p e  ;
s ig n a l  F r o m N W K . T o F r a m e . D a t a : s t d . l o g i c . v e c t o r  ( 7 downto 0) ;
s ig n a l  F r o m N W K . T o F r a m e . C t r l . M S : C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e ;
s ig n a l  F r o m N W K _ T o F r a m e . C t r l . S l :  c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
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s ig n a l  PromNWK-ToMAC_Dat;a: s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;
s ig n a l  F r o m N W K . T o M A C . C t r L M S : C o m m u n i c a t i o n . C o n t r o l _ m a s t e r _ t y p c  ;
s ig n a l  F r o m N W K . T o M A C . C t r L S l : c o m m u n i c a t i o n . c o n t r o l . s l a v c . t y p c  ;
s ig n a l  F r o m T R X . T o P a r s . D a t a : s t d . l o g i c . v e c t o r  (7 downto 0 ) ;
s ig n a l  F r o m T R X - T o P a r s . C t r l . M S  : c o m m u n i c a t i o n . c o n t r o l . m a s t e r . t y p e  ;
s ig n a l  F r o m T R X . T o P a r s . C t r l . S L : c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p c ;
s ig n a l  F ro mT RX. ToMAC. Da ta :  s t d . l o g i c . v e c t o r  ( 7 downto 0)  ;
s ig n a l  F r o m T R X - T o M A C . C t r l . M S : C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e  ;
s ig n a l  F r o m T R X . T o M A C . C t r l . S l : c o m m u n i c a t i o n . c o n t r o l . s l a v c . t y p e  ;
s ig n a l  F r o m P a r s . t o A P S . D a t a : s t d . l o g i c . v e c t o r  (7 downto 0 ) ;
s ig n a l  F r o m P a r s . t o A P S . C t r l . M S  : c o m m u n i c a t i o n . c o n t r o l . m a s t c r . t y p e  ;
s ig n a l  F r o m P a r s - t o A P S . C t r l - S L  : c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
s ig n a l  F r o m P a r s . T o F r a m e . D a t a : s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;
s ig n a l  F r o m P a r s . T o F r a m e . C t r l . M S  : C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e  ;
s ig n a l  F r o m P a r s _ T o F r a m e . C t r l . S l  : c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y  p c  ;
s ig n a l  F r o m P a r s . t o M A C . D a t a : s t d . l o g i c . v e c t o r  (7 downto 0 ) ;
s ig n a l  F r o m P a r s . t o M A C . C t r l . M S : c o m m u n i c a t i o n _ c o n t r o l . m a s t e r . t y p e ;
s ig n a l  F r o m P a r s . t o M A C _ C t r l . S L  : c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
s ig n a l  F r o m P a r s . t o N W K . D a t a : s t d . l o g i c . v e c t o r  (7  downto 0 ) ;
s ig n a l  F r o m P a r s . t o N W K . C t r l . M S  : c o m m u n i c a t i o n . c o n t r o l . m a s t e r . t y p e  ;
s ig n a l  F r o m P a r s . t o N W K . C t r l . S L : c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
s ig n a l  NWKJPANlDJi :  s t d . l o g i c . v e c t o r  ( 7 downto 0) ;
s ig n a l  NWK_PANID_L: s t d . l o g i c . v e c t o r  ( 7 downto 0) ;
s ig n a l  N W K _ s h o r t A d d r _ H : s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;
s ig n a l  N W K . s h o r t A d d r . L : s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;
s ig n a l  N W K . P a r e n t . s h o r t a d d r . H : s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;
s ig n a l  N W K . P a r e n t . s h o r t a d d r . L : s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;
s ig n a l  NWKDepth:  s t d . L o g i c . v e c t o r  (1 downto 0)  ;
s ig n a l  M S . F l a g :  s t d . l o g i c ;
s ig n a l  M A C . s t a t e :  s t d . l o g i c ;
---------------------t e s t  p o r t  f o r  Z i g b e e  N W K ----------------------------
s ig n a l  LEDO: s t d . l o g i c  ;
s ig n a l  LED1:  s t d . l o g i c ;
s ig n a l  LED2: s t d . l o g i c ;
s ig n a l  LED3:  s t d . l o g i c  ;
s ig n a l  LED4: s t d . l o g i c  ;
s ig n a l  LED5: s t d . l o g i c ;
s ig n a l  LED6: s t d . l o g i c  ;
s ig n a l  LED7: s t d . l o g i c ;
s ig n a l  c l o c k :  s t d . l o g i c ;
s ig n a l  r e s e t n  : s t d . l o g i c ;
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—  *  * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
— ** B e g i n n i n g  o f  t h e  s t r u c t u r e  s t y l e  p r o g r a m  **
— ** The  t e s t  p o r t s  c o u l d  be c o n n e c t e d  t o  LED o r  j u s t  l e a v e  **
— ** i t  o p e n ,  b a s e d  on t h e  n e e d  o f  d e b u g g i n g  **
—  *  * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
begin
R e s e t n < =  not r e s e t ;
V r e g . E N  < =  ’1 
R e s e t n _ o u t < = R e s e t n  ;
L ED 0 _ o u t< = L E D 0 ;
L E D l _ o u t < = L E D l ;
L ED 2 _ o u t< = L E D 2 ;
L E D 3 - o u t < = L E D 3 ;
L ED 4 _ o u t< = L E D 4 ;
L E D 5 _ o u t < = L E D 5 ;
L E D 6 _ o u t < = L E D 6 ;
L E D 7 _ o u t < = L E D 7 ;
U l :  F r a m e . u n i t  
p o r t  m a p  (
c l o c k  = >  c l o c k  , 
r e s e t n  = >  R e s e t n  ,
F r o m P a r s _ i n = >  F r o m P a r s _ T o F r a m e _ D a t a  , 
F r o m P a r s . C t r l _ M S - i n = > F r o m P a r s . T o F r a m c - C t r l _ M S  , 
F r o m P a r s _ C t r l _ S l _ o u t = > F r o m P a r s . T o F r a m e . C t r L S l  ,
FromMAC_in=> F r o m M A C - T o F r a m e . D a t a , 
F r o m M A C . C t r l . M S . i n = > F r o m M A C - T o F r a m e _ C t r L M S  , 
F r o m M A C - C t r l _ S l - O u t = > F r o m M A C _ T o F r a m e _ C t r l _ S l ,
T o T R X _ o u t = > F r o m F r a m e _ T o T R X _ D a t a , 
T o T R X - C t r l _ M S _ o u t = > F r o m F r a m e - T o T R X _ C t r L M S  , 
T o T R X - C t r l _ S l _ i n = > F r o m F r a m e _ T o T R , X _ C t r l _ S l  ,
F ro mNW K j n = > F  r o m N W K . T o F r a m e . D a t a , 
F r o m N W K . C t r l . M S J n = > F r o m N W K - T o F r a m e . C t r l . M S ,  
F r o m N W K _ C t r l _ S L o u t = > F r o m N W K _ T o F r a m e _ C t r l . S l ,
ToNWK-Oufc=>FromFranie_ToNWK.Data , 
T o N W K - C t r l_ M S_ o ut => Fr o mF ra me „ To N WK _C t r l _ MS  , 
T o N W K - C t r l . S l _ i n = > F r o m F r a m e _ T o N W K - C t r L S l ,
NWK_PANI[)_H_in~>.NWK_PANlI)JI ,
N W K . P A N I D . L  . in=>NWK J A N I D  JL,
N W K . s h o r t A d d r . H - i n = > N W K . s h o r t A d d r _ H  ,
N W K . s h o r t  Ad d r_ L _ i n => N W K_ s h o r t A d d r _ L  ,
— ** t e s t  port  ---------------------
L E D O - P a r s _ R e c e i v c = > o p e n ,
L E D l _ M A C - R e c e i v e = > o p e n ,
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L E D 2 - r e c e i v e . C o m p l e t e = > o p e n , 
L E D 3 _ S e n d _ R o u t i n g _ R e q = > o p e n , 
L E D 4 . R o u t i n g I n f o _ R e c e i v e = > o p e n , 
L E D 5 _ R o u t i n g _ F i n i s h = > o p e n , 
L E D 6 _ F r a m e _ B e g i n _ s e n d = > o p e n , 
L E D 7 _ F r a m e S e n t _ C o m p l e t e = > o p e n  
) ;
U 2 : p a r s i n g . u n i t  
p o r t  m a p  (
c l o c k = >  c l o c k  ,
R e s e t n = >  R e s e t n  ,
F r o m T R X _ D a t a _ i n = > F r o m T R X _ T o P a r s _ D a t a , 
F r o m T R X _ c o n t r o L M S _ i n = > F r o m T R X _ T o P a r s _ C t r l _ M S  , 
F r o m T R X _ c o n t r o l _ S L _ o u t = >  F r o m T R X - T o P a r s - C t r l . S L  ,
t o M A C _ D a t a _ o u t = > F r o m p a r s _ t o M A C - D a t a  , 
t o M A C . c o n t r o l - M S - o u t = > F r o m p a r s _ t o M A C - C t r L M S  , 
t o M A C - c o n t r o L S L _ i n = >  F r o m p a r s . t o M A C . C t r L S L  ,
t o N W K _ D a t a - o u t = > F r o m p a r s _ t o N W K . D a t a , 
t o N W K - c o n t r o l - M S - O u t = > F r o m p a r s - t o N W K - C t r l _ M S  , 
t o N W K _ c o n t r o L S L _ i n = > F r o m p a r s _ t o N W K _ C t r l _ S L  ,
t o A P S _ D a t a _ o u t = > F r o m p a r s _ t o A P S - D a t a  , 
t o A P S . c o n t r o L M S _ o u t = > F r o m p a r s . t o A P S - C t r L M S  , 
t o A P S - C o n t r o l - S L _ i n = > F r o m p a r s _ t o A P S . C t r L S L  ,
t o F r a m e _ D a t a . o u t = > F r o m p a r s . t o F r a m e . D a t a  , 
t o F r a m e _ c o n t r o l _ M S . o u t = > F r o m p a r s _ t o F r a m e _ C t r l _ M S  , 
t o F r a m c _ c o n t r o l _ S L _ i n = > F r o m p a r s - t o F r a m e _ C t r l . S L  ,
N W K  . s h o r t  A d d r . H  _ i n=> NWK_sho r t Ad dr _H ,
N W K . s h o r t  A d d r . L _ i n = > N W K _ s h o r t A d d r _ L  ,
—  ** t e s t  p o r t --------------------
LED CLRe ce ive_ . TRX => ope n,
L E D l - P a r s _ C o m p l e t e = > o p e n ,
L E D 2 _ B e a c o n . r e a d = > o p e n ,
L E D 3 _ A P S D a t a _ R e c e i v e = > o p e n , 
LED 4_ MAC Co mm an d_ Re c e i v e= > op en , 
L E D 5 _ P a r s i n g _ D o n e = > o p e n , 
L E D 6 _ P a r s i n g _ r e s u l t . s e n t = > o p e n , 
L E D 7 - P a r s i n g _ a l l . d o n e = > o p e n  
) ;
U 3 : T X . R X . C o n t r o l . U n i t  
p o r t  m a p  (
c l o c k  = >  CLocK,  
r e s e t n  = >  R e s e t n  ,
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D a t a _ t o _ . p a r s i n g . o u t  = > F r o m T R X _ T o P a r s . D a t a ,
c o m m u n i c a t i o n . c o n t r o l _ t o _ p a r s i n g _ o u t = > F r o m T R . X _ T o P a r s _ C t r L M S  , 
c o m m u n i c a t i o n _ c o n t r o l - t o _ p a r s i n g _ i n = > F r o m T R X _ T o P a r s _ C t r l - S L  ,
D a t a _ f r o m _ F r a m e _ i n = > F r o m F r a m e _ T o T R X _ D a t a ,
c o m m u n  i c a t  i o n  . c o n  t r o l . f r o m  . F r a m e  _ i n= >F ro m Fr a m e _ T o T R X _ C t r l _ M S  , 
c o m m u n i c a t  i o n  _ c o n t r o l _ f r o m . F r a m e . o u t = > F r o m F r a m e . T o T R X . C t r l - S l  ,
D a t a . f r o m . M  A C . i n = > F r o m M A C . T o T R X  .Dat a ,
C o m m u n i c a t i o n . c o n t r o l _ f r o m _ M A C - i n = > F r o m M A C - T o T R X _ C t r L M S , 
c o m m u n i c a t i o n _ c o n t r o l - f r o m _ M A C - o u t = > F r o m M A C _ T o T R X _ C t r l _ S l ,
D a t a . t o . M A C  .o u t=>FromTR,X_ToMAC_Data ,
C o m m u n i c a t i o n . C o n t r o l . t o . M  A C - o u t = > F r o m T R X . T o M A C - C t r l . M S  , 
C o m m u n  i c a t  i o n  . c o n t r o l . t o . M  A C _ i n = > F r o m T R X - T o M A C . C t r l _ S l ,
S O - > S O ,
S I = > S I ,
SCLK=>SCLK,
C Sn = > C S n ,
F I F O = > F I F O ,
F I F O P = > F I F O P ,
CCA=>CCA,
SFD=>SFD,
— ** t e s t  p o r t -------------------------
L E D O . R c c e i v e _ R X F I F O _ B e g i n = > o p e n ,  
L E D l _ R e c e i v e _ R X F I F O _ C o m p l e t e = > o p e n ,
L E D 2 . A c c e s s . T X F I F 0 = > o p e n ,
L E D 3 _ S e n d . C o m m a n d . C o m p l e t e = > o p e n ,
L E D 4 _ C C A _ C l e a r = > o p e n ,
L E D 5 - D o n e - S e n d . P a c k e t = > o p e n ,
L E D 6 _ s e n t . C o m m a n d - b c g i n = > o p e n , 
L E D 7 _ S e n d . C o m m a n d . C o m p l e t e = > o p e n  
) ;
U4:  ZigbecMAC
g e n e r i c  m a p (  Z i g b e c N o d e I D  =  >1)  
p o r t  m a p  (
c l o c k = >  c l o c k  ,
R c s c t n = >  R e s e t n  ,
F  romTRX- in =>F ro mT RX_T oMAC_Da ta , 
F r o m T R X . C t r l . M S _ i n = > F r o m T R X . T o M A C . C t r l . M S , 
F r o m T R X _ C t r l _ S l _ o u t = > F r o m T R X _ T o M A C _ C t r l _ S l ,
T o T R X . o u t = > F r o m M A C _ T o T R X . D a t a ,
T o T R X . C t r l . M S _ o u t = > F r o m M A C . T o T R X . C t r l . M S  , 
T o T R X - C t r l - S l - i n = > F r o m M A C - T o T R X - C t r l . S l ,
FromNWK_in=>FromNWK_ToMAC_Data , 
FromNWK_Ct r l _MS_ in =>F romNWK_ ToMAC_Ct rLMS,
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F r o m N W K _ C t r l - S l _ o u t = > F r o m N W K _ T o M A C _ C t r l _ S l ,
ToNWK.out=>FromMAC_ToNWK_Data , 
T o N W K . C t r l . M S - o u t = > F r o m M A C . T o N W K _ C t r L M S ,  
T o N W K . C t r l - S L i n = > F r o m M A C . T o N W K - C t r l . S l ,
T o F r a m e _ o u t = > F r o m M A C _ T o F r a m e _ D a t a , 
T o F r a m e . C t r l _ M S _ o u t = > F r o m M A C _ T o F r a m e _ C t r L M S  , 
T o F r a m c . C t r l _ S l _ i n = > F r o m M A C . T o F r a m e . C t r L S l  ,
F r o m P a r s _ i n = > F r o m P a r s _ T o M A C - D a t a  , 
F r o m P a r s _ C t r l _ M S _ i n = > F r o m P a r s - T o M A C _ C t r l - M S  , 
F r o m P a r s _ C t r l _ S l - O u t = > F r o m P a r s - T o M A C _ C t r l _ S l  ,
NWK-PANID-H_out=>NWK_PANID-H,
N W K . P A N I D  _L_out=>NWK_P A N I D i ,
N W K . s h o r t  A d d r _ H _ o u t = > N W K  . sh or t  A d d r . H  ,
N W K . s h o r t  A d d r _ L - o u t = > N W K _ s h o r t A d d r - L  , 
N W K _ P a r e n t . s h o r t a d d r _ H _ o u t = > N W K - P a r e n t - s h o r t a d d r _ H  , 
N W K  _P a r e n t  . s h o r t  a d d r _ L _ o u t = > N W K - P a r e n t _ s h o r t a d d r - L  , 
N W KD ep t h . ou t => NW KD ep t h ,
— ** t e s t  p o r t  -------------------------
L E D 0 - C C 2 4 2 0 - O S C - S t a b l c = > L E D 0 ,
L E D 1  - i n i t i a l - C C 2 4 2 0 . C o m p l e t e = > L E D l ,
L E D 2 _ R e c e i v e - P a r s I n f o _ c o m p l e t e = > L E D 2 ,
L E D 3 _ R e c e i v e _ N W K I n f o - C o m p l c t e = > L E D 3 ,
L E D 4 _ A s s o c i a t e _ R e q _ P r o c e s s - C o m p l e t e = > L E D 4 ,
L E D 5 _ A s s o c i a t e . R e s p _ P r o c c s s - C o m p l e t e = > L E D 5 ,
L ED 6 -T oC C2 4 2 0 _ C o m p l e t c = > L E D 6 ,
L E D 7 - T o F r a m e _ C o m p l e t e = > L E D 7 ,
— ** e n d  t e s t  p o r t -------------------------
M A C . s t a t e - o u t = > M A C _ s t a t e  ,
M S - F l a g . o u t = > M S - F l a g
) ;
U 5 : ZigbecNWK 
port map (
c l o c k = >  c l o c k  ,
R c s e t n = >  R e s e t n  ,
F r omM AC  J n= >Fr om MAC- ToNWK. Da ta , 
F r om MA C _C t r l . M S - i n = > F r o m M A C - T o N W K - C t r L M S ,  
F r o m M  A C - C t r l  _S1 . ou t =>  F r o m M A C . T o N W K . C t r L S l ,
ToMAC_out=>FromNWK_ToMAC-Data , 
T o M A C - C t r l _ M S - o u t = >  F ro m N W K .T o M A C _ C tr l_ M S ,
T o M A C - C t r l _ S l - i n = > F r o m N W K _ T o M A C _ C t r l _ S l ,
F r o m  A P S . i n = > F r o m P a r s _ t o  A P S  . D a t a  , 
F r o m A P S _ C t r l - M S - i n = >  F r o m P a r s . t o A P S . C t r L M S  , 
F r o m A P S - C t r l _ S l - o u t = >  F r o m P a r s _ t o A P S _ C t r l . S L  ,
68
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
A. VHDL SO U RCE CODE
T o F r a m e _ o u t = > F r o m N W K - T o F r a m e _ D a t a ,  
T o F r a m c _ C t r l _ M S _ o u t = >  F r o m N W K _ T o F r a m e _ C t r L M S , 
T o F r a m e . C t r l . S l . i n = >  F r o m N W K . T o F r a m e - C t r L S l ,
F r o m F r a m e J n = >  F r o m F r a m e . T o N W K - D a t a , 
F r o m F r a m e _ C t r l _ M S - m = > F r o m F r a m c _ T o N W K _ C t r l _ M S , 
F r o m F r a m e _ C t r L S l _ o u t = >  F r o m F r a m e . T o N W K - C t r l . S l  ,
F r o m P a r s _ i n = >  F r o m P a r s - t o N W K . D a t a , 
F r o m P a r s - C t r l _ M S _ i n = > F r o m P a r s - t o N W K - C t r l _ M S  , 
F r o m P a r s - C t r l _ S l . o u t = >  F r o m P a r s . t o N W K . C t r l . S L  ,
NWK-PANIDJH_in=> N W K P  ANID-H,
NWK-PANID-L_in=> N W K_ P A NI D i ,
N W K _ s h o r t A d d r _ H - i n = >  N W K . s h o r t A d d r _ H , 
N W K _ s h o r t A d d r _ L _ i n = >  N W K . s h o r t A d d r . L  ,
N W K - P a r e n t  . s h o r t  a d d r . H  _ i n = > N W K - P a r e n t - s h o r t  a d d r . H  , 
N W K - P a r e n t . s h o r t  a d d  r . L . i n = > N W K  . P a r e n t  . s h o r t  a d d r . L  ,
NWKDcp th _in=> NWKDepth,
M A C - s t a t e . i n = > M A C - s t a t e  ,
M S . F l a g _ i n = > M S . F l a g  ,
L C D l _ o u t = > L C D l _ o u t ,
LCD2 _o u t => LC D2 _o u t  ,
—  ** t e s t  p o r t -------------------------
L E D O - S e a r c h - N e t w o r k = > o p e n ,
L E D 1 - N e t w o r k _ f o u n d = > o p e n ,
L E D 2 _ N e t w o r k _ j  o i n = > o p e n , 
L E D 3 _ W o r k . a s . c o o r d i n a t o r = > o p e n ,  
L E D 4 _ R o u t i n g I n f o . S e n t = > o p e n , 
L E D 5 _ N W K _ d a t a - r e c e i v c = > o p e n ,  
L E D 6 . N W K _ d a t a . s e n t = > o p e n , 
L E D 7 - T i m e P a c k e _ s e n t = > o p e n  
) ;
u6 : C l o c k M o d u l e  
PORT MAPI
CLKIN- IN = >  c l o c k _ 4 8 M H z  , 
R S T . I N  = >  R e s e t  , 
CLKDV-OUT = >  c l o c k  , 
CL KI NJ BUFG .O UT  = >  o p e n ,  
CLKO-OUT = >  o p e n ,  
LOCKED.OUT = > o p e n )  ;
e n d  s t r u c t u r a l ;
A .3 R ad io  C ontrol U n it
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—  S S o u r c e :  T X - R X - C o n t r o L u n i t . v h d  $
—  S R e v i s i o n  : 5  $ D a t e  : 2 0 0 7 / 0 5 / 0 2  0 0 : 5 8 : 5 5  $
—  c h a n g e  t h e  i n t e r f a c e  f u n c t i o n  t h a t  s e n d  c o mma n d ;
—  m u l t i —c o mma n d  w r i t e  , m u l t i - m e m  w r i t e  i s  s u p p o r t e d
—  t h e  w r i t e  c o mma n d  f u n c t i o n  a l w a y s  r e t u r n  t h e  s a m e  num b y t e  a s  c o mma n d ;
—  t h e  MA C u n i t  h a v e  t o  d e f i n e  w h i c h  o n e  i s  u s e f u l
—  $ R e v i s i o n : 4  $ D a t e :  2 0 0 7 / 0 4 / 1 0  0 0 : 5 8 : 5 5  $
—  a d d e d  a n e w  a r c h i t e c t u r e  , h o p e f u l l y  b e t t e r  s y n t h e s i s  r e s u l t
—  S R e v i s i o n  : 3  $ D a t e :  2 0 0 7 / 0 4 / 0 9  0 0 : 5 8 : 5 5  $
—  i n c r e a s e  c o m m a n d - s e n t - p u l s e - o u t  s i g n a l ;
—  w h e n  f i n i s h  s e n d i n g  c o mma n d  t o  c c 2 4 2 0 , a p u l s e  w i l l  be g e n e r a t e d .
  * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
l i b r a r y  i c e e  ;
l i b r a r y  Z i g b c e L i b ;
u s e  i e e e  . s t d  . l o g i c .  1 1 6 4  . a l l  ;
u s e  i e e c  . s t d . l o g i c . a r i t h  . a l l  ;
u s e  Z i g b e c L i b . z i g b e e . C o n s t a n t . p k g . a l l ;
u s e  Z i g b e c L i b . z i g b e e . t y p c . p k g  . a l l  ;
e n t i t y  T X _ R X - C o n t r o l . U n i t  i s  
p o r t  (
c l o c k  : i n  s t d . l o g i c ;
r e s e t n  : i n  s t d . l o g i c ;
D a t a . t o . p a r s i n g . o u t  : out s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;
c o m m u n i c a t i o n . c o n t r o l _ t o _ p a r s i n g . o u t  : o u t  c o m m u n i c a t i o n . c o n t r o l . M a s t e r . t y p e  
5
c o m m u n i c a t i o n . c o n t r o l . t o . p a r s i n g . i n  : i n  c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p c  ; 
D a t a . f r o m . F r a m e . i n : i n  s t d . l o g i c . v e c t o r  (7 d o w n t o  0 ) ;
c o m m u n i c a t i o n . c o n t r o l . f r o m . F r a m e . i n  : i n  c o m m u n i c a t i o n . c o n t r o l . m a s t e r . t y p e  ;
c o m m u n i c a t i o n . c o n t r o l . f r o m . F r a m e . o u t  : o u t  c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y p e  ;
D a t a . f r o m . M A C . i n : i n  s t d . l o g i c . v e c t o r  ( 7 d o w n t o  0 ) ;
C o m m u n i c a t i o n . c o n t r o l . f r o m . M A C . i n  : in C o m m u n i c a t i o n . C o n t r o l . m a s t e r . t y p e  ;
c o m m u n i c a t i o n _ c o n t r o l _ f r o m . M A C . o u t  : out c o m m u n i c a t i o n . c o n t r o l . s l a v e . t y  p c  ;
D a t a . t o . M A C . o u t : out s t d . l o g i c . v e c t o r  ( 7 downto 0 ) ;
C o m m u n i c a t i o n . C o n t r o l . t o _ M A C . o u t :  o u t  C o m m u n i c a t i o n . C o n t r o l . m a s t c r . t y p c  ; 
C o m m u n i c a t i o n . c o n t r o l _ t o _ M A C . i n  : i n  c o m m u n i c a t i o n . c o n t r o l . s l a v c . t y p c  ;
— ** output  por t s  to CC2420
S O : o u t  s t d . l o g i c ;
SI  : i n  s t d . l o g i c  ;
SCLK: out s t d . l o g i c  ;
CSn:  o u t  s t d . l o g i c ;
F I F O :  i n  s t d . l o g i c ;
F I F O P :  in s t d . l o g i c ;
CCA: i n  s t d . l o g i c ;
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SFD:  in s t d - l o g i c ;
— ** t e s t  p o r t s
L E D O - R e c e i v e . R X F I F O . B o g i n : out s t d . l o g i c ;  
L E D l . R c c c i v e . R X F I F O . C o m p l c t e : out s t d - l o g i c ;  
L E D 2 _ A c c e s s _ T X F I F O : out s t d . l o g i c ;  
L E D 3 _ S e n d _ C o m m a n d . C o m p l e t e  : out s t d - l o g i c ;  
L E D 4 _ C C A _ C l e a r : out s t d - l o g i c ;  
L E D 5 . D o n e _ S e n d . P a c k e t  : out s t d . l o g i c ;  
L E D 6 . s e n t - C o m m a n d - b e g i n : out s t d . l o g i c ;  
L E D 7 - S e n d - C o m m a n d . C o m p l e t e : out s t d - l o g i c  
— ** e n d  t e s t  p o r t  
) ;
end T X . R X . C o n t r o l . U n i t  ;
a r c h i t e c t u r e  N c w . b e h a v i o r  o f  T X _ R X _ C o n t r o l _ u n i t  is 
begin
p ro ce ss  ( c l o c k ,  r e s e t n )
— ** D e f i n e  s t a t e  m a c h i n e s  ’ s t a t e s  . E a c h  s t a t e  m a c h i n e  i s  a e n u m e r a t i o n  
* *
— ** t y p e .  V a r i a b l e s  a r e  d e f i n e d  u s i n g  t h e  s t a t e  m a c h i n e  t y p e
* *
ty p e  S P I S t a t e . t  is  (
S P I . I D L E  ,
S P I . S T A R T ,
S E N D . b i t ,
R E C E I V E . b i t ,
S P I . S T O P ,
F u l l . b y t e  ,
B a c k T o I d l e
) ;
v a r ia b le  S P I S t a t e . v  : S P I S t a t e . t  ;
typ e  B u f f . s t a t c . t  is  ( e m p t y ,  w i t h . d a t a ) ;
v a r ia b le  R x . b u f f - S t a t e . v  , T x - b u f f . s t a t e . v  : b u f f . s t a t e . t  ;
ty p e  S P I . U s e r . t  is  (
S P I . U s e r - i d l e  ,
R X . C o n t r o l  ,
T X . C o n t r o l  ,
C o m m a n d . c o n t r o l
) ;
v a r ia b le  S P I - U s e r . v  : S P I . U s e r . t ;
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t y p e  R e c e i v e . p a c k e t . S t a t e . t  i s  (
R X . i d l c  ,
c h e c k _ C C 2 4 2 0 . s t a t e  ,
R X . R e q . S P I ,
A c c e s s . R X . F I F O  , 
r e c e i v e . C C 2 4 2 0 . d a t a  , 
o u t p u t . d a t a , 
o u t p u t . f i n i s h  , 
r e c e i v e . p a c k e t - c o m p l e t e  ,
C l e a r . R X . F I F O  ,
C l e a r . R X . F I F O . 2  , 
r c l e a s e . S P I . f u n c t i o n  , 
e n d . r e c e i v c . p a c k e t  
);v a r i a b l e  R e c c i v e . p a c k e t . S t a t e . v  : R e c e i v e . p a c k e t - S t a t e . t  ;
t y p e  s e n d . p a c k e t . S t a t e . t  i s  (
T X J D L E ,
T X . R c q . S P I  ,
F l u s h . T x . F I F O . O n e  ,
F l u s h . T x . F I F O . t w o  ,
A c c e s s . T X . F I F O  , 
s e n d . p a c k e t , 
f i n i s h _ t r a n s f e r  ,
Se nd ^T X ON CC A,  
e n d . s e n d . P a c k e t  , 
d o n e . s e n d . p a c k e t  
) ;
v a r i a b l e  s e n d . p a c k e t . S t a t e ,  v : s e n d . p a c k e t . S t a t e . t ;
t y p e  s e n d . c o m m a n d - s t a t e . t  i s  (
C o m m a n d - i d l e  ,
C o m m a n d . r e q . S P l  , 
s t a r t . s e n d . c o m m a n d  , 
s c n d . c o m m a n d  ,
L a s t B y t c . F e e d b a c k  , 
f i n i s h . s e n d  . c o m m a n d  
) ;
v a r i a b l e  s e n d . c o m m a n d . s t a t e . v  : s e n d . c o m m a n d . s t a t e . t  ;
— 3 P I  D a t a  R e g i s t e r s
subtype c h a r . t  i s  s t d . l o g i c . v e c t o r (7  downto 0 ) ;
v a r ia b le  T x . v  , T x . B u f f . v  : c h a r . t ;  —  o u t p u t  b u f f e r
v a r ia b le  R x . v , R x . B u f f . v  : c h a r . t ;  —  i n p u t  s h i f t e r
—  C o u n t e r  R e g i s t e r s  
subtype b i t . c o u n t . t  is  
v a r ia b le  B i t . C o u n t . v  
v a r ia b le  b y t e . C o u n t . v  
v a r ia b le  b y t e . e x p e c t _ v
—  r e c e i v e - m o d e ^ r e g  
v a r ia b le  M A C . t o . T X . R X . i n t e r f a c e . v  : c o m m u n i c a t i o n . C o n t r o l . s l a v e . t y p c ;
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v a r ia b le  F r a m c . t o . T X . R X . i n t e r f a c e . v  : c o m m u n i c a t i o n . C o n t r o l . s l a v c . t y p e  ;
—  send.mode. reg
v a r ia b le  T X . R X . t o . M A C . i n t e r f a c e . v  : c o m m u n i c a t i o n _ C o n t r o l _ m a s t c r _ t y p e ; 
v a r ia b le  T X . R X . t o . p a r s i n g . i n t e r f a c e . v  : 
c o m m u n i c a t i o n . C o n t r o l - m a s t e r . t y p e ;  
v a r ia b le  T X . R X . t o . p a r s i n g . D a t a . v  : c h a r . t ;  
v a r ia b le  T X . R X . t o . M A C . D a t a . v : c h a r . t  ;
v a r ia b le  S O . v : s t d . l o g i c ;  
v a r ia b le  S C L K . v : s t d . l o g i c ;
v a r ia b le  C S n . v :  s t d - l o g i c ;
—  t es t  var iables
v a r ia b le  L E D O . R e c e i v e - R X F I F O . B e g i n . v : s t d . l o g i c ;
v a r ia b le  L E D 1 .  R e c e i v e .  R X F I F O . C o m p l e t c . v  : s t d . l o g i c ;  
v a r ia b le  L E D 2 . A c c e s s _ T X F I F O . v : s t d . l o g i c ;
v a r ia b le  L E D 3 . S e n d .  C o m m a n d .  C o m p l e t e . v  : s t d - l o g i c ;  
v a r ia b le  L E D 4 - C C A . C l c a r . v : s t d . l o g i c ;
v a r ia b le  L E D 5 . D o n e _ S e n d _ P a c k e t _ v  : s t d . l o g i c ;
v a r ia b le  L E D 6 _ s e n t . C o m m a n d . b e g i n _ v : s t d . l o g i c ;
v a r ia b le  L E D 7 - S e n d . C o m m a n d . C o m p l e t e . v : s t d - l o g i c ;
p r o c e d u r e  i n i t . r c g s  i s  
b e g i n
S P I S t a t e . v  : =  S P I . I D L E ; 
S P I . U s e r . v : = S P I . U s e r . i d l c  ;
S e n d . p a c k e t  . s t a t e  _v : = T X _ I D L E ;
R e c e i v e  . p  a c k e t  . s t  a t  e _ v :  =  R X . I d l e ;  
s e n d . c o m m a n d . S t a t e . v  : =  Comma nd_ IDLE; 
R x . b u f f . S t a t e . v  : =  e m p t y  ;
T x . b u f f . s t a t e . v  : =  e m p t y ;
M A C - t o - T X - R X - i n t e r f a c e - v  : = i d l e  ; 
F r a m e ^ t o . T X - R X . i n t e r f a c e . v  i d l e  ; 
T X . R X . t o . M A C . i n t e r f a c e . v  : = i d l e  ;
T X - R X - t o - p a r s i n g - i n t e r f a c e . v  : = i d l e  ;
M A C _ t o . T X . R X . i n t e r f a c e _ v : =  i d l e  ; 
F r a m c - t o . T X - R X _ i n t e r f a c e _ v : = i d l e ;  
T X . R X . t o _ M A C - i n t e r f a c e _ v : =  i d l e  ; 
T X _ R X - t o . p a r s i n g . i n t e r f a c e _ v : = i d l c ;
B i t . C o u n t . v  : =  0; —  r e c e i v e  b i t
b y t e . C o u n t . v  : =  0; —  r e c e i v e  b y t e  n u m b e r
b y t e . e x p e c , t . v :  =  0;
R x . v :  =  ( o t h e r s  = >  ’O ’) ;
T x . v  : =  ( o t h e r s  —>  ’O ’) ;
R x . B u f f . v  : =  ( o t h e r s  = >  ’O ’) ;
T x . B u f f . v  : =  ( o t h e r s  = >  ’O ’) ;
L E D O . R e c c i v e . R X  F I F O  . B e g i n - v  : =  ’0 ’ ;
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L E D l - R e c c i v c . R X F I F O . C o m p l e t e . v  : =  ’ 0 ’ ;
L E D 2 - A c c e s s . T X F I F 0 _ v  : =  ’0 ’ ;
L E D 3 _ S e n d _ C o m m a n d _ C o m p l e t e . v : =  ’O ’ ;
LED4_CCA_Clear_v: = ’O’;
L E D 5 . D o n e . S e n d _ P a c k e t _ v : =  ’0 ’ ;
L E D 6 _ s e n t _ C o m m a n d - b e g i n . v  : =  ’0 ’ ;
L E D 7 . S e n d _ C o m m a n d _ C o m p l e t e _ v  : =  ’ 0 ’ ;
 i n t e n d  t o  be w i r e
en d ;—  p r o c e d u r e  i n i t . r e g s  ;
procedure u p d a t e . p o r t s  is
begin  —  purpose:  s yn t he s i z e  a wire f rom the r e g i s t e r  to the port  
D a t a . t o . p a r s i n g . o u t  < = T X . R X _ t o . p a r s i n g . D a t a . v  ;
c o m m u n i c a t  i o n  . c o n t r o l  . t o  . p a r  s i n g  . o u t  < = T X _ R , X _ t o _ p a r s i n g _ i n t  e r f a c e . v  ; 
c o m m u n i c a t  i o n  . c o n t r o l  . f r o m  . F r a m e  . o u t  < = F r a m e . t  o _ T X . R X . i n  t e r  f a c e  _v ; 
c o m m u n  i c a t  i o n . c o n  t r o l . f r o m . M  A C  . o u t  < = M  A C  _ t o . T X . R X  . i n t e r  f a c e ,  v ; 
D a t a . t o _ M A C - O U t < = T X - R X _ t o . M A C . D a t a . v  ;
C o m m u n i c a t  i on  . C o n t  r ol  _t o . M A C  . o u t  < = T X _ R X _ t o . M  A C . i n t  e r f a c e . v  ;
SCX=SO_ v;
SCLK<=SCLK_v;
C S n < = C S n _ v ;
L E D O _ R c c e i v e _ R X F I F O . B e g i n < = L E D O . R e c e i v e _ R X F I F O _ B e g i n _ v  ; 
L E D l _ R e c e i v e . R X F I F O _ C o m p l e t e < = L E D l _ R e c e i v e - R X F I F O . C o m p l e t e _ v  ; 
L E D 2 . A c c e s s . T X F I F O < =  L E D 2 . A c c e s s . T X F I F O . v ; 
L E D 3 _ S e n d _ C o m m a n d - C o m p l c t c < = L E D 3 _ S c n d . C o m m a n d _ C o m p l c t c _ v  ;
L E D 4 . C C A . C l e a r < = L E D 4 _ C C A _ C l e a r . v  ; 
L E D 5 _ D o n e - S e n d - P a c k e t < = L E D 5 . D o n e . S e n d - P a c k e t _ v  ; 
L E D 6 . s e n t . C o m m a n d . b e g i n < = L E D 6 _ s c n t _ C o m m a n d . b e g i n . v  ; 
L E D 7 . S c n d _ C o m m a n d . C o m p l e t e < = L E D 7 _ S e n d _ C o m m a n d _ C o m p l e t e . v ; 
end; —  p r o c e d u r e  u p d a t e . p o r t s ;
procedure S P I . s t a t e  is
begin  —  p r o c e d u r e  S  P I .  s t a t e
case  S P I S t a t c . v  is
when S P I . I D L E  = >
S C L K . v : =  ’ 0 ’ ;
C S n . v  : =  ’ 1 ’ ;
i f  T x . b u f f . s t a t e . v  =  w i t h . d a t a  then
S P I S t a t c . v  : =  S P I . S TA R T;  —  kick o f f  t ransmi t
end i f ;
when S P I . S TA R T  = >
C S n . v : =  ’O ’ ;
B i t .  C o u n t .  v : =  0; 
b y t e . c o u n t . v :  =  0;
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T x . v : =  T X . B u f f . v ;
T x . B u f f . s t a t e . v  : =  e m p t y  ;
S P I S t a t e . v : =  S E N D . b i t  ;
when S E N D . b i t  = >
S C L K . v : =  ’O ’ ;
SO_v: =  T X . v ( T x . v  ’ l e f t  ) ;
T x . v :  =  Tx_v  ( T x . v  ’ l e f t  —1 downto 0) & ’O ’ ; 
S P I S t a t c . v  : =  r e c e i v e . b i t ;
when r e c e i v e . b i t =>
S C L K . v : =  ’ 1 ’ ;
R x _ v : = R x _ v  ( R x . v  ’ l e f t  -1  downto 0 ) & S I ; 
i f  b i t  . c o u n t  _ v = R x . v  ’ 1 e f  t  then  
b i t - c o u n t . v  : =  0; 
b y t e _ c o u n t . v :  =  b y t e . c o u n t _ v  +  l ;  
S P I S t a t c . v  : =  f u l l . b y t e  ;
e l s e
b i t . c o u n t . v :  =  b i t  . c o u n t  . v  +  1; 
S P I S t a t c . v  : =  s e n d . b i t ; 
end i f ;
when f u  11- b y t e  = >
S C L K . v : =  ’O ’ ;
i f  b y t e . c o u n t . v = b y t e _ e x p e c t . v  then  
S P I S t a t c . v  : =  S P I . s t o p ;  
e l s i f  ( R x _ b u f f _ s t a t e . v = e m p t y ) and
( T x _ b u f f _ s t a t e . v = w i t h . d a t a ) then
T x _ v : =  T x . b u f f . v  ;
T x . B u f f - S t a t e . v  : =  e m p t y ;
R x . B u f f . v  : =  R x . v  ;
R x  . b u f f . s t  a t  e _ v :  =  w i t h  . d a t a  ; 
S P I S t a t c . v  : =  s e n d . b i t ; 
end i f ;
when S P I . S T O P  = >
C S n . v : =  ’ 1 ’ ; 
i f  R x . B u f f - S t a t e . v = e m p t y  then  
R x . B u f f . v  : =  R x . v  ;
R , x . B u f f . s t a t e - v : = w i t h . d a t a  ;
T x . v  := (o th e r s  => ’O ’) ;
R x . v  : =  (o th e r s  = >  ’O ’) ;
T x . B u f f . s t a t e . v  : = e m p t y  ;
S P I S t a t c . v :  =  B a c k T o I d l e ;  
end i f ;
when B a c k T o I d l e = >
i f  R x . B u f f . s t a t e . v = e m p t y  then  
S P I S  t a t  e . v  : = S P I . i d l e  ; 
end i f ; 
when others=>
C S n . v  : =  ’ 1 ’ ;
SCLK. v  : = ’0 ’ ;
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S P I S t a t e _ v  : =  S P I _ i d l e ;  
e n d  c a s e ;
e n d ;  —  p r o c e d u r e  S P I . s t a t e  ;
—  Receive Stat e  Regi s t e r  Update Rout ine
procedure S P I . U s e r - C o n t r o l  i s
begin
case  S P I _ U s e r _ v  is
when S P I - U s e r . i d l e  = >
i f  R e c e i v e _ p a c k e t _ S t a t e _ v = R X - R c q _ S P I  then  
S P I  . U s e r  _v : =  R X . C o n t r o l ; 
e l s i f  s e n d _ c o m m a n d _ s t a t e _ v = C o m m a n c L r e q _ S P I  then  
S P I . U s e r . v  : =  C o m m a n d _ C o n t r o l ; 
e l s i f  s e n d . p a c k e t _ S t a t e _ v = T X - R e q - S P I  then  
S P I . U s e r . v  : =  T x _ C o n t r o l  ;
e l s e
S P I . U s e r _ v : = S P I _ U s e r _ i d l e  ; 
end i f ; 
when R X - C o n t r o l  = >
i f  R e c e i v e - p a c k e t - S t a t e _ v = e n d . r e c e i v e . p a c k e t  then  
S P I . U s e r . v  : = S P I _ U s e r _ i d l e  ; 
end i f ;
when C o m m a n d _ c o n t r o l = >
i f  s e n d _ c o m m a n d _ s t a t e - v = f i n i s h _ s e n d . c o m m a n d  then  
S P I . U s e r . v  : = S P I . U s c r . i d l e  ; 
end i f ; 
when T X - C o n t r o l  = >
i f  s e n d - p a c k c t _ S t a t e - V = d o n e . s e n d - P a c k e t  then  
S P I . U s e r . v  : =  S P I - U s e r - i d l e  ; 
end i f ; 
when others=>
S P I - U s e r - v : = S P I - U s e r - i d l e  ;
end c a s e ;
end; —  procedure S PI  -User - Cont ro l ;
procedure R e c e i v e . p a c k e t  is  
begin
case R e c e i v e . p a c k e t - S t a t e . v  is  
when R X . i d l e  = >
i f  F I F O P =  ’ 1 ’ then
R e c e i v e . p a c k e t - S t a t e . v  : =  C h e c k _ C C 2 4 2 0 - s t a t e  ; 
end i f ;
when c h e c k _ C C 2 4 2 0 - s t a t c = >
i f  SFD=’0 ’ and FIFO=’i ’ then
R e c e i  v e . p a c k e t  _ s t  a t  e . v  : =  R X . r e q . S P I  ; 
end i f ; 
when RX _R.eq.SP I—>
i f  S P I _ U s e r . v = R X _ C o n t r o l  then
R e c e i v c - P a c k e t _ s t a t e _ v  : =  A c c e s s . R X . F I F O  ;
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end i f ; 
when A c c e s s . R X _ F I F O = >
i f  S P I S t a t e _ v = S P I _ i d l e  then
T x _ B u f f . V :  =  R X F I F O - c ; —  constant  
T X . B u f f . s t a t e . v : = w i t h . d a t a  ; 
b y t e . e x p e c t . v : =  3;
R e c e i v c . p a c k e t . S t  a t e . v :  =  r e c e i v e . c c 2 4 2 0 . d a t a ;  
L E D O - R e c o i v e - R X F I F O . B c g i n . v  : =  ’ 1 ’ ; 
end i f ; 
when r e c e i v e _ c c 2 4 2 0 _ d a t a = >
i f  R X - b u f f . s t a t e _ v = w i t h . d a t a  and b y t e . c o u n t . v = l  then  
R x . b u f f . s t a t e . v  : =  e m p t y ; —  ignore recei ve  data;  
e l s i f  R X . b u f f . s t a t e . v = w i t h _ d a t a  and b y t e . c o u n t . v = 2  then  
—  update the byte expect  to real  l ength  
i f  R x _ b u f f _ v / = ” 0 0 0 0 0 0 0 0 ” then
b y t e . e x p e c t . v  : = C o n v . i n t e g e r (  u n s i g n e d  ( R x . b u f f . v  ) )  +  2;
R e c e i v e _ p a c k e t _ S t a t e _ v : = o u t p u t _ d a t a ;
e l s e
R e c e i v e _ p a c k e t _ S t a t e _ v : = o u t p u t _ d a t a ;  
end i f ; 
end i f ;
—  set  x ”00” in T X . b u f f , keep SPI have data send out
i f  ( ( S P I S t a t e _ v = s e n d . b i t ) or ( S P I S t a t e . v =  r e c e i v e . b i t )  
or ( S P I S t a t e . v = f u  11 . b y  t e  ) ) and ( T x _ B u f f . s t a t e . v = e m p t y ) then  
T x . B u f f . v :  =  ” 0 0 0 0 0 0 0 0 ” ;
T x . B u f f . s t a t e . v  : =  w i t h _ d a t a  ; 
end i f ;
when o u t p u t . d a t a = >  —  in thi s  state , R x . b u f f - S t a t e  must  be 
wi th. data
—  check the change to send TX. Buf f . v  : = 0; 
i f  R X . b u f f . s t a t e _ v = w i t h . d a t a  t h e n
T X . R X . t o . p a r s i n g - D a t a . v  : =  R x . B u f f . v  ; 
case  c o m m u n i c a t i o n . c o n t r o l . t o . p a r s i n g . i n  is  
when i d l e = >
T X _ R X _ t o . p a r s i n g _ i n t e r f a c c . v :  =  s c n d l ;  
when r e c e i v e l = >
T X _ R X _ t o _ p a r s i n g _ i n t e r f a c c - v :  =  s e n d 2 ;  
when r e c e i v c 2 = >
T X _ R X . t o . p a r s i n g _ i n t e r f a c c _ v :  =  s e n d l ;  
when o th e r s  => 
n u l l ; 
end c a s e ;
R e c e i v c . p a c k e t . S t a t e  _v:  =  o u t  p u t  . f i n i s h ;  
e l s i f  R X _ b u f f . s t a t e _ v = o m p t y  and S P I S t a t e . v = S P I . i d l e  then  
R e c e i v e . p a c k e t . S t a t e . v : = r e c e i v e . p a c k e t . c o m p l e t e ;  
end i f ;
—  s e t  x ”00” m  TX. buf f ,  keep S P I  have data send out
i f  ( ( S P I S t a t e _ v = s e n d _ b i t ) or ( S P I S t a t e _ v =  r e c e i v e . b i t )  or ( 
S P I S t a t e . v = f u l l . b y t e  ) ) 
and ( T x - B u f f _ s t a t e _ v = e m p t y ) then  
T x . B u f f . v :  =  ” 0 0 0 0 0 0 0 0 ” ;
T  x . B u f f .  s t  a t e  _v:  =  w i t h _ d a t a ;
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end i f ;
when o u t p u t _ f i n i s h = >
i f  ( T X . R X - t o - p a r s i n g - i n t e r f a c e . v = s e n d l  and
c o m m u n i c a t i o n _ c o n t r o l - t o _ p a r s i n g . i n = r e c e i v e l )  
or ( T X . R X _ t o _ p a r s i n g _ i n t e r f a c e _ v = s e n d 2  and 
c o m m u n i c a t i o n . c o n t r o l _ t O - p a r s i n g _ i n = r e c e i v e 2 )  
then
R X . B u f f . S t a t e . v  : =  e m p t y ; 
i f  S P I S t a t e . v = S P I _ i d l e  then
R e c e i v e  . p a c k e t  . S t a t  e . v  : =  r e c e i v e  . p a c k e t  . c o m p l e t e ;
e l s e
R e c e i v e . p a c k e t - S t a t e . v  : =  o u t p u t _ d a t a ;  
end i f ; 
end i f ;
—  s e t  x ”0 0 ” i n  T X . b u f f ,  k e e p  S P I  h a v e  d a t a  s e n d  o u t
i f  ( ( S P I S t a t e . v = s e n d . b i t ) or ( S P I S t a t e . v =  r e c e i v e . b i t )  or 
( S P I S t a t e _ v = f u l l . b y  t e  ) ) and ( T x _ B u f f _ s t a t e . v = c m p t y ) then  
T x _ B u f f . v :  =  ” 0 0 0 0 0 0 0 0 ” ;
T x . B u f f - S t a t e . v  : =  w i t h . d  a t  a  ; 
end i f ;
when r e c e i v e . p a c k e t . c o m p l e t e = >
T X - R X - t o . p a r s i n g - i n t e r f a c e . v : = i d l e ;
R e c e i v e . P a c k e t - s t a t e . v  : =  C l e a r . R X . F I F O  ; 
when C l ea r_ R, X_ FI FO=>  
i f  S P I S t a t e _ v = S P I . i d l e  and T x _ B u f f _ s t a t e . v = e m p t y  
and R x . b u f f _ s t a t e . v = e m p t y  then
T x . B u f f . V  : =SFLUSHRX_ c; —  constant  
T X _ B u f f _ s t a t e _ v  : =  w i t h . d a t a  ; 
b y t e . e x p e c t . v : = l ;  
end i f ;
i f  R x _ b u f f - s t a t e . v = w i t h _ d a t a  then  
R x . b u f f . s t a t e . v  : =  e m p t y  ; 
end i f ;
i f  ( (  S P I S t a t e . v = s e n d . b i t ) or ( S P I S t a t e . v =  r e c e i v e . b i t )  
or ( S P I S t a t e . v = f u l l _ b y t e  ) )  and ( T x _ B u f f . s t a t e . v = c m p t y )  then  
T x _ B u f f . v :  =  ” 0 0 0 0 0 0 0 0 ” ;
T x - B u f f . s t a t c - v :  =  w i t h - d a t a  ; 
end i f ;
i f  ( S P I S t a t e . v = S P I . S t o p ) then
R e c e i v e . P a c k e t - s t a t e . v  : =  C l e a r . R X . F I F O . 2 ; 
end i f ;
when C l e a r . R X . F I F O . 2 = >
i f  R x - b u f f . s t a t e . v = w i t h . d a t a  then  
R x . b u f f . s t a t e . v  : =  e m p t y ; 
end i f ;
i f  S P I S t a t e . v = S P I . i d l e  and T x _ B u f f . s t a t e _ v = e m p t y  
and R x . b u f f . s t a t e _ v =  e m p t y  then
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T x - B u f f . V  : =SFLUSHRX_ c; —  constant  
T X . B u f f . s t a t e . v  : =  w i t h . d a t a  ; 
b y t e . e x p e c t . v : = l ;  
end i f ;
i f  ( (  S P I S t a t e _ v = s e n d _ b i t ) or ( S P I S t a t c _ v =  r e c e i v e . b i t )  
or ( S P I S t a t e . v = f u l l . b y t e  ) )  and ( T x . B u f f . s t a t e . v = e m p t y )  then  
T x . B u f f _ v :  =  ” 0 0 0 0 0 0 0 0 ” ;
T x . B u f f - S t a t e . v  : =  w i t h . d  a t  a ;  
end i f ;
i f  ( S P I S t a t e _ v = S P I . S t o p ) then
R e c e i v e . P  a c k e t . s t  a t  e . v :  =  r e l e a s e . S P I . f u n c t i o n ;  
end i f ;
when r e l e a s e . S P I _ f u n c t i o n = >
i f  R x _ b u f f _ s t a t e _ v = w i t h _ d a t a  then  
R x . b u f f . s t a t e  _v : =  e m p t y  ; 
end i f ;
i f  S P I S t a t e . v = S P I _ i d l c  and T x _ B u f f _ s t a t e _ v = e m p t y  
and R x . b u f f . s t a t e . v =  e m p t y  then
R e c e i v e . P a c k e t - s t a t e . v  : = e n d _ r e c e i v e _ p a c k e t ;  
end i f ;
when e n d . r e c e i v e . p a c k e t  = >
T X - R X _ t o . p a r s i n g _ i n t e r f a c e - v : = i d l e ;
R e c e i v e . P a c k e t . s t a t e . v  : =  R X _ i d l e  ; 
L E D l _ R c c e i v e . R X F I F O . C o m p l e t e . v : =  ’ 1 
when o th e rs  =>
R  e c c i  v c_  P a c k e t  _s t  a t  e . v  : =  R X  . i d l e  ; 
end c a s e ; 
end; —  procedure r e c e i v e . p a c k e t ;
procedure s e n d . p a c k e t  is  
begin
Case s e n d . p a c k e t . S t a t c . v  is  
when TX. 11)1.K
i f  c o m m u n i c a t i o n _ c o n t r o l . f r o m . F r a m e . i n = s e n d l  then  
s e n d . p a c k e t _ s t a t e . v : =  T X . r e q . S P I  ; 
end i f ; 
when T X . R e q . S P I = >
i f  S P I . U s e r . v = T X _ C o n t r o l  then
S e n d _ P a c k e t _ s t a t e . v :  =  F l u s h _ T X - F I F O . O n c ;  
end i f ; 
when F l u s h - T x - F I F O _ O n e = >
i f  S P I S t a t e _ v = S P I _ i d l e  and T x _ B u f f . s t a t e . v = e m p t y  
and R x _ b u f f _ s t a t e _ v = e m p t y  then
T x . B u f f . V  : =S FL USH TX _c ; —  constant  
T X . B u f f - s t a t e . v  : =  w i t h . d a t a  ; 
b y t e _ e x p e c t . v :  =  l ;  
end i f  ;
i f  R x _ b u f f _ s t a t e _ v = w i t h _ d a t a  then  
R x - b u f f . s t a t e . v  : =  e m p t y ;
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e n d  i f ;
i f  ( ( S P I S t a t c _ v = s e n d _ b i t ) o r  ( S P I S t a t e _ v =  r e c e i v c _ b i t ) o r  
( S P I S t a t e _ v = f u l l . b y t e  ) )  a n d  ( T x . B u f f . s t a t e . v = e m p t y )  
t h e n
T x - B u f f . v :  =  ” 0 0 0 0 0 0 0 0 ” ;
T x _ B u f f . s t a t e . v :  =  w i t h _ d a t a ;  
e n d  i f ;
i f  ( S P I S t a t e _ v = S P I . S t o p ) t h e n
S c n d . P a c k e t . s t a t e . v  : =  F l u s h _ T X . F I F O . t w o  ; 
e n d  i f ;
When F l u s h _ T x _ F I F O . t w o = >
i f  R x . b u f f . s t a t e . v = w i t h _ d a t a  then  
R x . b u f f . s t a t e . v  : =  e m p t y ; 
end i f ;
i f  S P I S t a t e . v = S P I . i d l e  and T x _ B u f f . s t a t e . v = e m p t y  
and R , x . b u f f _ s t a t e _ v =  e m p t y  then
T x . B u f f . V  — SFLUSHTX.c;  —  c o n s t a n t  
T X . B u f f . s t a t e . v : =  w i t h . d a t a  ; 
b y t e . e x p e c t . v : =  1; 
end i f ;
i f  ( (  S P I S t a t e . v = s c n d . b i t ) o r  ( S P I S t a t e . v =  r e c e i v e . b i t )  
or ( S P I S t a t e _ v = f u l l _ b y  t e  ) )  and ( T x . B u f f _ s t a t e . v = e m p t y )  then  
T x . B u f f _ v :  =  ” 0 0 0 0 0 0 0 0 ” ;
T x . B u f f . s t a t e . v : =  w i t h . d a t a  ; 
end i f ;
i f  ( S P I S t a t e _ v = S P I . S t o p  ) then
S e n d - P a c k e t  _ s t  a t  e _v : =A C CE SS . TX _ FI FO ; 
end i f ; 
when A c c e s s . T X _ F I F O = >
i f  R x _ b u f f - s t a t e . v = w i t h _ d a t a  then  
R x . b u f f . s t a t e . v  : =  e m p t y ; 
end i f ;
i f  S P I S t a t e . v = S P I . i d l e  and T x _ B u f f _ s t a t c . v = e m p t y  
and R x . b u f f . s t a t e . v =  e m p t y  then
T x . B u f f . V : = T X F I F O _ c ;  —  constant  
T X . B u f f . s t a t e . v : =  w i t h . d a t a  ; 
b y t e . e x p e c t . v  : = C o n v _ i n t e g e r (  u n s i g n e d )
D a t a . f r o m  . F r a m e  . i n  ) )  ; 
se  n d - P a c k e t  _s t  a t e  . v :  =  s e n d . p a c k e t ;
L E D 2 _ A c c e s s _ T X F I F O . v  : =  ’ 1 ’ ; 
end i f ;
when s e n d . p a c k c t = >
i f  R x . b u f f . s t a t e . v = w i t h _ d a t a  then  — ignore recei ve  package
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R , x _ b u f f _ s t a t e _ v  : =  e m p t y ; 
end i f ;
i f  T x _ B u f f _ s t a t e _ v = c m p t y  then
case  c o m m u n i c a t i o n . c o n t r o l - f r o m . F r a m e . i n  is  
when id le  =>
s e n d . P a c k e t . s t a t e _ v : = f i n i s h _ t r a n s f c r ;  
when s e n d l  = >
i f  F r a m e _ t o _ T X _ R X _ i n t e r f a c c . v = i d l e  or 
F r a m e _ t o _ T X _ R X - i n t c r f a c e . v = r c c e i v c 2  then  
T x . b u f f . v : =  D a t a . f r o m . F r a m e . i n  ; 
T x . B u f f - S t a t e . v : =  w i t h . d a t a  ;
F r a m e  _ t o _ T X . R X . i n t e r f a c e _ v : = r e c e i v  e l
end i f ; 
when s e n d 2  = >
i f  F r a m e . t o . T X . R X . i n t e r f a c e . v = r e c e i v c  1 
then
T x . b u f f . v  : =  D a t a . f r o m . F r a m e  . i n ;  
T x . B u f f - S t a t e . v  : =  w i t h . d a t a  ;
F r a m e - t o . T X _ R X _ i n t e r f a c c . v : = r c c e i v c 2
end i f ; 
when o th e r s  => 
n u ll  ;
end c a s e ; 
end i f ;
when f i n i s h _ t r a n s f e r = >
i f  ( (  S P I S t a t e . v = s c n d _ b i t ) o r  ( S P I S t a t e . v =  r e c e i v e . b i t )  
o r  ( S P I S t a t e _ v = f u l l . b y t e  ) )  and ( T x _ B u f f . s t a t e . v = e m p t y )  then  
T x _ B u f f . v :  =  ” 00000000” ;
T x . B u f f - S t a t e . v  : =  w i t h . d a t a  ; 
end i f ;
i f  R x _ b u f f _ s t a t e _ v = w i t h _ d a t a  then  
R x . b u f f . s t a t e . v  : =  e m p t y ; 
end i f  ;
i f  ( S P I S t a t c _ v = S P I _ I d l e )  then
F r a m e . t o . T X . R X . i n t e r f a c e . v : =  i d l e  ;
S e n d  . P a c k e t  _s t  a t  e . v  : =s e nd . ST X ON C CA ; 
L E D 3 - S e n d - C o m m a n d - C o m p l e t e _ v  
end i f ;
W h e n  Scnd.STXONCCA=>
i f  R x _ b u f f . s t a t e . v = w i t h _ d a t a  then  
R x . b u f f . s t a t e . v  : =  e m p t y  ; 
end i f ;
i f (  S P I S t a t e . v = S P l . i d l e  ) and ( T x _ B u f f _ s t a t c . v = c m p t y ) 
and ( R x - b u f f . s t a t e _ v =  e m p t y )  then
T x . B u f f . V  :=STXONCCAjc;  —  c o n s t a n t  
T X . B u f f . s t a t e . v  : =  w i t h . d a t a  ; 
b y t e _ e x p e c t . v : = l ;  
end i f ;
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i f  ( (  S P I S t a t e _ v = s e n d _ b i t ) or ( S P I S t a t e _ v =  r e c e i v e . b i t )  
or ( S P I S t a t e _ v = f u l l _ b y t e  ) ) and ( T x - B u f f - S t a t e _ v = e m p t y ) then  
T x . B u f f _ v :  =  ” 00000000” ;
T x - B u f f - S t a t c _ v :  =  w i t h _ d a t a  ; 
end i f ;
i f  ( S P I S t a t e _ v = S P I _ S t o p ) then
S e n d - P a c k e t - s t a t c _ v :  =  e n d . s e n d _ p a c k e t ;  
end i f ;
when end_send_packet=>
i f  R x _ b u f f _ s t a t e _ v = w i t h _ d a t a  then  
R x _ b u f f - S t a t e _ v  : =  e m p t y ; 
end i f ;
i f  S P I S t a t e _ v = S P I . i d l e  then  
S e n d . P a c k e t  . s t a t e  _v:  =  D o n e  . s e n d  . p a c k e t ;
LED4_CCA_Clear_v: = ’ 1 ’;
end i f ;
when Done_send.packet=>
i f  R x . b u f f _ s t a t e _ v = w i t h - d a t a  then
R x _ b u f f _ s t a t c - V  : =  e m p t y ; 
e l s i f  R x _ b u f f _ s t a t e _ v = e m p t y  t h e n
L E D 5 - D o n e - S e n d - P a c k e t . v  : =  ’ 1 ’ ; 
S e n d - P a c k c t . s t a t e _ v : = T X _ i d l e ;  
end i f ; 
end c a s e ;
end; —  procedure send . packe t ;
procedure s e n d . c o m m a n d  is  
begin
ca se  s e n d _ c o m m a n d _ s t a t c - v  is  
when C o m m a n d _ i d l e = >
i f  C o m m u n i c a t i o n _ c o n t r o l - f r o m _ M A C - i n = s c n d l  then  
s e n d - C o m m a n d _ s t a t e _ v  : =  c o m m a n d _ r e q _ s p I ; 
end i f ; 
when c o m m a n d _ r c q _ S P I = >
i f  S P I - U s e r . v = c o m m a n d - c o n t r o l  t h e n
s e n d  . c o m m a n d - S t a t e . v :  =  s t  a r t  . s e n d  . c o m m a n d ;  
b y t e - e x p e c t _ v : =  C o n v _ i n t e g e r (  u n s i g n e d  ( D a t a _ f r o m _ M A C - i n  
) ) ;
MAC_to_TX_RX_interface_v:= rece ive  1 ; 
end i f ;
when s t a r t _ s e n d _ c o m m a . i i d = >
i f  ( C o m m u n i c a t i o n . c o n t r o l - f r o m - M A C - i n = s e n d 2  ) and ( 
M A C - t o - T X - R X _ i n t e r f a c e _ v = r e c c i v c  1 ) then  
T x - B u f f - V :  =  D a t a - f r o m _ M A C - i n ; —  constant  
T X - B u f f . s t a t e . v  : =  w i t h . d a t a  ;
M A C - t O - T X - R X - i n t e r f a c c . v :  =  r e c e i v e 2  ;
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s e n d . c o m m a n d . s t a t e . v  : =  se nd  . c o m m a n d  ; 
L E D 6 . s e n t - C o m m a n d - b e g i n _ v  : =  ’ 1 ’ ; 
e n d  i f ;
w h e n  s e n d - C o m m a n d = >
i f  ( ( (  C o m m u n i c a t i o n . c o n t r o l . f r o m _ M A C . i n = s e n d l ) a n d  ( 
M A C - t o _ T X _ R X _ i n t e r f a c e . v = r c c e i v e 2  ) ) 
o r  ( (  C o m m u n i c a t i o n _ c o n t r o l _ f r o m . M A C _ i n = s e n d 2  ) a n d  ( 
M A C . t o _ T X _ R X _ i n t e r f a c e . v = r e c e i  v e  1 ) ) ) 
t h e n
i f  ( (  T x . B u f f _ s t a t e . v = e m p t y )  a n d
( ( SPIState_v=SEND_bit) o r  ( S P IS ta te .v = rc c e iv e _ b it ) o r  
( S P I S ta te .v = f u l l .b y te ) ) ) t h e n
T x . B u f f - V :  =  D a t a - f r o m . M A C - i n  ; —  c o n s t a n t  
T X . B u f f . s t a t e . v : =  w i t h . d a t a  ; 
c a s e  C o m m u n i c a t i o n . c o n t r o l _ f r o m _ M A C . i n  i s  
w h e n  s e n d l = >
M A C  _ t o _ T X . R X . i n t  e r f a c e . v  : =  r e c e i v e  1 ; 
w h e n  s e n d 2 = >
M A C . t  o . T X . R X . i n t  e r f a c e . v  : =  r e c e i v e  2 ; 
w h e n  o t h e r s  =>  
n u l l  ; 
e n d  c a s e ;
e n d  i f ;
e l s i f  ( C o m m u n i c a t i o n . c o n t r o l - f r o m _ M A C _ i n = i d l e  ) a n d  
( (  M A C . t o _ T X _ R X . i n t e r f a c e _ v = r e c e i v e  1 )  o r  ( 
M A C _ t o - T X - R X . i n t e r f a c e . v = r e c e i v e 2  ) ) 
t h e n
M A C _ t o _ T X . R X _ i n t e r f a c o . v : =  i d l e  ; 
e n d  i f ;
i f  ( R x . b u f f . s t  a t e _ v = w i t h . d a t a  ) AND
( ( C o m m u n i c a t i o n . c o n t r o l - t o . M A C - i n = r c c c i v c l  a n d  
T X  _RX . t o  . M A C  . i n t e r f a c e  _ v = s c n d  1) 
o r  ( C o m m u n i c a t i o n - C o n t r o l . t o . M A C - i n = r e c e i v e 2  a n d  
T X _ R X - t o . M A C _ i n t e r f a c e _ v = s e n d 2 ) 
o r  ( C o m m u n i c a t i o n . c o n t r o l - t o . M A C . i n = i d l e  a n d  
T X _ R X _ t o _ M A C _ i n t e r f a c e . v = i d l e  ) ) t h e n  
T X - R X . t o _ M A C . D a t a . v :  =  R x . b u f f . v  ;
R x . b u f f . s t a t e . v  : =  e m p t y ; 
c a s e  T X - R X - t o . M A C - i n t e r f a c e . v  i s  
w h e n  s e n d l  = >
T X - R X . t o . M A C _ i n t e r f a c e . v  : =  s e n d 2  ; 
w h e n  s e n d 2 = >
T X . R X . t o . M A C . i n t e r f a c e . v : =  s e n d l  ; 
w h e n  i d l e = >
T X  . R X . t  o . M  A C  . i n t  e r f a c e . v  : =  s e n d l  ; 
when others—>
T X . R X . t o . M A C . i n t e r f a c e . v : =  i d l e  ;
e n d  c a s e ;
e n d  i f ;
i f  ( S P I S t a t e . v = B a c k T o I d l e )  t h e n
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s e n d  . c o m m a n d - S t a t e _ v :  =  L a s t B y t e .  F e e d b a c k ;  
e n d  i f ;
w h e n  L a s t B y t e . F e e d b a c k = >
i f  ( R x . b u f f _ s t a t e _ v = w i t h _ d a t a ) AND
( ( C o m m u n i c a t i o n _ c o n t r o l - t o . M A C _ i n = r e c e i v e l  a n d  
T X _ R X _ t o _ M A C _ i n t e r f a c c _ v = s e n d l ) 
o r  ( C o m m u n i c a t i o n _ c o n t r o l - t o . M A C - i n = r e c e i  v e 2  a n d  
T X _ R X - t o _ M A C - i n t e r f a c e . v = s e n d 2 ) 
o r  ( C o m m u n i c a t i o n . c o n t r o l - t o . M A C . i n = i d l c  a n d  
T X - R X - t o - M A C _ i n t e r f a c e _ v = i d l e ) ) t h e n  
T X_RX_ to _MAC_ Da ta .v :  =  R x . b u f f . v  ; 
R x _ b u f f . s t a t e _ v  : = e m p t y ; 
c a s e  T X - R X _ t o _ M A C - i n t e r f a c c - v  i s  
w h e n  s e n d l  = >
T X . R X . t o . M  A C  . i n t  e r f a c e . v  : =  s e n d 2  ; 
w h e n  s e n d 2 = >
T X . R X . t  o . M  A C _ i n t e r f a c e _ v :  =  s e n d l  ; 
w h e n  i d l e  =>
T X - R X . t  o _M A C . i n  t e r  f a ce  _v : =  s e n d l  ; 
w h e n  o t h e r s = >
T X . R X . t o . M A C . i n t e r f a c e . v : =  i d l e  ;
e n d  c a s e ; 
e l s i f  ( R x . b u f f . s t a t e . v = e m p t y )
a n d  ( ( C o m m u n i c a t i o n _ c o n t r o l - t o - M A C - i n = r e c e i v e l  a n d  
T X . R X _ t o . M A C . i n t c r f a c e _ v = s e n d l ) o r  
( C o m m u n i c a t i o n . c o n t r o l _ t o _ M A C . i n = r e c e i  v e 2  a n d  
T X _ R X _ t o _ M A C _ i n t c r f a c e . v = s e n d 2 ) )
t h e n
T X _ R X _ t o _ M A C _ i n t e r f a c e . v : =  i d l e  ;
e n d  i f ;
i f  ( C o m m u n i c a t i o n . c o n t r o l . t o _ M A C . i n = i d l e  a n d  
T X _ R X - t o . M A C - i n t e r f a c e _ v = i d l c  ) t h e n
s e n d  . c o m m a n d . s t  a t  e . v :  =  f i n i s h . s e n d . c o m m a n d ;
e n d  i f ; 
w h e n  f i n i s h _ s e n d _ c o m m a n d = >
S e n d . c o m m a n d . s t a t e . v  : =  c o m m a n d . i d l c  ; 
L E D 7 - S e n d - C o m m a n d _ C o m p l e t e _ v  : =  ’ 1
w h e n  o t h e r s  = >
S e n d . c o m m a n d . s t a t e . v  : =  c o m m a n d - i d l e  ;
e n d  c a s e ; 
e n d ;  —  p r o c e d u r e  s e n d - c o m m a n d ;
procedure u p d a t c . r c g s  is
b e g i n  —  p u r p o s e : c a l l  t h e  p r o c e d u r e s  a b o v e  i n  t h e  d e s i r e d  o r d e r
R e c e i v c . p a c k e t ; 
s e n d . p a c k e t ; 
s e n d  . c o m m a n d ;
S P I . U s e r . C o n t r o l ;
S P I . s t a t e  ;
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e n d ;  —  p r o c e d u r e  u p d a t e . r e g s ;
—  Mai n p a r t  o f  p r o g r a m .  
b e g i n
i f  r e s e t n  =  ’0 ’ t h e n  
i n i t _ r e g s  ; 
e l s i f  r i s i n g . e d g e  ( c l o c k  ) t h e n  
u p d a t e . r e g s ; 
e n d  i f ; 
u p d a t e . p o r t s  ; 
e n d  p r o c e s s ;  —  ma i n;
en d  n ew .b o h a v io r  ;
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